

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# <1 $\Omega$ CMOS 1.8 V to 5.5 V, Dual SPST Switches

## ADG821/ADG822/ADG823

#### **FEATURES**

0.8  $\Omega$  Max On Resistance @125°C 0.28  $\Omega$  Max On Resistance Flatness @125°C 1.8 V to 5.5 V Single Supply 200 mA Current Carrying Capability Automotive Temperature Range: -40°C to +125°C Rail-to-Rail Operation 8-Lead MSOP Package 33 ns Switching Times Typical Power Consumption (<0.01  $\mu$ W) TTL/CMOS Compatible Inputs Pin Compatible with ADG721/722/723

APPLICATIONS
Power Routing
Battery-Powered Systems
Communication Systems
Data Acquisition Systems
Audio and Video Signal Routing
Cellular Phones
Modems
PCMCIA Cards
Hard Drives
Relay Replacement

#### GENERAL DESCRIPTION


The ADG821, ADG822, and ADG823 are monolithic CMOS SPST (single pole, single throw) switches. These switches are designed on an advanced submicron process that provides low power dissipation, yet gives high switching speed, low on resistance, and low leakage currents.


The ADG821, ADG822, and ADG823 are designed to operate from a single 1.8 V to 5.5 V supply, making them ideal for use in battery-powered instruments.

Each switch of the ADG821/ADG822/ADG823 conducts equally well in both directions when on. The ADG821, ADG822, and ADG823 contain two independent SPST switches. The ADG821 and ADG822 differ only in that both switches are normally open and normally closed, respectively. In the ADG823, Switch 1 is normally open and Switch 2 is normally closed. The ADG823 exhibits break-before-make switching action.

The ADG821, ADG822, and ADG823 are available in an 8-lead MSOP package.

#### FUNCTIONAL BLOCK DIAGRAM





#### PRODUCT HIGHLIGHTS

- 1. Very Low On Resistance (0.5  $\Omega$  typ)
- 2. On Resistance Flatness ( $R_{FLAT(ON)}$ ) (0.15  $\Omega$  typ)
- 3. Automotive Temperature Range -40°C to +125°C
- 4. 200 mA Current Carrying Capability
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. 8-Lead MSOP Package

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002

## $\label{eq:ADG821ADG822ADG823-SPECIFICATIONS} \textbf{1}_{(V_{DD}} = 5 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V. All specifications} \\ \textbf{-40°C to +125°C, unless otherwise noted.})$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C <sup>2</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					1110
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	0.5		0 1 10 100	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA};$
on resistance (ron)	0.6	0.7	0.8	$\Omega$ max	Test Circuit 1
On Resistance Match Between	0.0		0.0	32 max	rest effect 1
Channels ( $\Delta R_{ON}$ )	0.16			Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA}$
Chamicis (ARON)	0.10	0.25	0.28	$\Omega$ max	vs = o v to vbb, is = 100 mm
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.2	0.23	0.20	$\Omega$ typ	$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA}$
On Resistance Platness (RFLAT(ON))	0.13	0.26	0.3	$\Omega$ max	vs = 0 v to vbb, is = 100 mm
	0.23	0.20	0.5	32 IIIax	
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
	±0.25	±3	±25	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
	$\pm 0.25$	±3	±25	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA typ	$V_S = V_D = 1 \text{ V, or } V_S = V_D = 4.5 \text{ V;}$
	±0.25	±3	±25	nA max	Test Circuit 3
DIGITAL INPUTS			114	41	
Input High Voltage, V <sub>INH</sub>	,		2.0	V min	勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699
	_ 1 1				胜特力电子(深圳) 86-755-83298787
Input Low Voltage, V <sub>INL</sub>			0.8	V max	Http://www.100y.com.tw
Input Current	0.005				V - V on V
I <sub>INL</sub> or I <sub>INH</sub>	0.005		101	μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	
C <sub>IN</sub> , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>3</sup>					
$t_{ON}$	33			ns typ	$R_L = 50 \Omega, C_L = 35 pF,$
	45	48	52	ns max	$V_S = 3 V$ ; Test Circuit 4
$t_{OFF}$	11			ns typ	$R_L = 50 \Omega, C_L = 35 pF,$
	16	19	21	ns max	V <sub>S</sub> = 3 V; Test Circuit 4
Break-Before-Make Time Delay, t <sub>BBM</sub>	32			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF,$
(ADG823 Only)			1	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$ ; Test Circuit 5
Charge Injection	15			pC typ	$V_S = 2.5 \text{ V}; R_S = 0 \Omega, C_L = 1 \text{ nF};$
) I I				92"	Test Circuit 6
Off Isolation	-52			dB typ	$R_L = 50 \Omega, C_L = 5 pF,$
					f =1 MHz; Test Circuit 7
Channel-to-Channel Crosstalk	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$
GAMANA TO GAMANA	0-				f = 1 MHz; Test Circuit 9
Bandwidth –3 dB	24			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ;
Build Widdle 5 dB	- 1			THE CJP	Test Circuit 8
$C_{S}$ (OFF)	85			pF typ	f =1 MHz
C <sub>D</sub> (OFF)	98			pF typ	f = 1 MHz
$C_D, C_S (ON)$	230			pF typ	f=1 MHz
	250			PI typ	
POWER REQUIREMENTS					$V_{\rm DD} = 5.5 \text{ V}$
					Digital Inputs = $0 \text{ V or } 5.5 \text{ V}$
$ m I_{DD}$	0.001			μA typ	
		1.0	2.0	μA max	

NOTES

Specifications subject to change without notice.

-2- REV. 0

 $<sup>^{1}</sup>Temperature$  range: Automotive range:  $-40^{\circ}C$  to  $+125^{\circ}C.$ 

 $<sup>^{2}</sup>$ On resistance parameters tested with  $I_{S}$  = 10 mA.

<sup>&</sup>lt;sup>3</sup>Guaranteed by design, not subject to production test.

 $(V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{GND} = 0 \text{ V}. \text{ All specifications} -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{unless otherwise noted.})^{1}$ 

Test Conditions/Comments
TAX TUO
$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA};$
Test Circuit 1
Test chedit I
$V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA}$
$V_S = 0 \text{ V to V}_{DD}, I_S = 100 \text{ mA}$ $V_S = 0 \text{ V to V}_{DD}, I_S = 100 \text{ mA}$
$V_{DD} = 3.6 \text{ V}$
$V_S = 3.3 \text{ V/1 V}, V_D = 1 \text{ V/3.3 V};$
Test Circuit 2
$V_S = 3.3 \text{ V/1 V}, V_D = 1 \text{ V/3.3 V};$
Test Circuit 2
$V_S = V_D = 1 \text{ V, or } 3.3 \text{ V;}$
Test Circuit 3
- 11
$V_{IN} = V_{INL}$ or $V_{INH}$
VIN VINL OF VINH
B - 50 O C - 35 - F
$R_L = 50 \Omega, C_L = 35 pF,$
$V_S = 1.5 \text{ V}$ ; Test Circuit 4
$R_L = 50 \Omega, C_L = 35 pF,$
$V_S = 1.5 \text{ V}$ ; Test Circuit 4
$R_L = 50 \Omega, C_L = 35 pF,$
$V_{S1} = V_{S2} = 1.5V$ ; Test Circuit 5
$V_S = 1.5 \text{ V}; R_S = 0 \Omega, C_L = 1 \text{ nF};$
Test Circuit 6
$R_L = 50 \Omega, C_L = 5 pF,$
f = 1 MHz; Test Circuit 7
$R_L = 50 \Omega$ , $C_L = 5 pF$ ,
f = 1 MHz; Test Circuit 9
$R_L = 50 \Omega$ , $C_L = 5 pF$ ;
Test Circuit 8
f =1 MHz
f = 1 MHz
f=1 MHz
$V_{\rm DD} = 3.6 \text{ V}$
Digital Inputs = $0 \text{ V}$ or $3.6 \text{ V}$
Digital Inputs – 0 v 01 3.0 v

 $<sup>^{1}</sup>$ Temperature range: Automotive range:  $-40^{\circ}$ C to  $+125^{\circ}$ C.  $^{2}$ On resistance parameters tested with  $I_{S}$  = 10 mA.

<sup>&</sup>lt;sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1

TIDOOLC IL MILMINIONI ICII	11100
$(T_A = 25^{\circ}C, \text{ unless otherwise n})$	oted.)
V <sub>DD</sub> to GND	0.3 V to +7 V
Analog Inputs <sup>2</sup>	0.3 V to $V_{DD}$ + 0.3 V or
Digital Inputs <sup>2</sup>	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or}$
	30 mA, Whichever Occurs First
Peak Current, S or D	400 mA
(Pulse	ed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D .	200 mA
Operating Temperature Range	
Automotive	40°C to +125°C
Storage Temperature Range .	65°C to +150°C
	150°C
	$(T_i \max - T_A)/\theta_{JA}$
8-Lead MSOP Package	1007
$\theta_{IA}$ Thermal Impedance	206°C/W

$\theta_{IC}$ Thermal Impedance	44°C/W
Lead Temperature, Soldering (10 sec)	. 300°C
IR Reflow, Peak Temperature (<20 sec)	. 235°C

#### NOTES

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Table I. Truth Table for the ADG821/ADG822

ADG821 INx	ADG822 INx	Switch x Condition	
0	1	OFF	
1	0	ON	

Table II. Truth Table for the ADG823

IN1	IN2	Switch S1	Switch S2
0	0	OFF	ON
0	1	OFF	OFF
1	0	ON	ON
1	1	ON	OFF

#### **ORDERING GUIDE**

Model Option	Temperature Range	Brand*	Package Description	Package
ADG821BRM	−40°C to +125°C	SQB	MSOP (microSmall Outline IC)	RM-8
ADG822BRM	−40°C to +125°C	SRB	MSOP (microSmall Outline IC)	RM-8
ADG823BRM	−40°C to +125°C	SSB	MSOP (microSmall Outline IC)	RM-8

<sup>\*</sup>Branding on MSOP packages is limited to three characters due to space constraints.

#### CAUTION .

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG821/ADG822/ADG823 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




4- REV. 0

<sup>&</sup>lt;sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### PIN CONFIGURATION 8-Lead MSOP (RM-8)




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **TERMINOLOGY**


$V_{\mathrm{DD}}$	Most Positive Power Supply Potential
GND	Ground (0 V) Reference
$I_{DD}$	Positive Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
R <sub>ON</sub>	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between any Two Channels (i.e., R <sub>ON</sub> max – R <sub>ON</sub> min)
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the Switch OFF
I <sub>D</sub> (OFF)	Drain Leakage Current with the Switch OFF
$I_D, I_S (ON)$	Channel Leakage Current with the Switch ON
$V_{D}(V_{S})$	Analog Voltage on Terminals D and S
$V_{INL}$	Maximum Input Voltage for Logic "0"
$V_{INH}$	Minimum Input Voltage for Logic "1"
I <sub>INL</sub> (I <sub>INH</sub> )	Input Current of the Digital Input
C <sub>S</sub> (OFF)	OFF Switch Source Capacitance
C <sub>D</sub> (OFF)	OFF Switch Drain Capacitance
$C_D, C_S(ON)$	ON Switch Capacitance
t <sub>ON</sub>	Delay between Applying the Digital Control Input and the Output Switching ON
t <sub>OFF</sub>	Delay between Applying the Digital Control Input and the Output Switching OFF
t <sub>BBM</sub>	OFF time or ON time measured between the 90% points of both switches, when switching from one address state to another.
Charge Injection	It is a measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	It is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A Measure of Unwanted Signal Coupling through an OFF Switch
Bandwidth	The Frequency at which the Output Is Attenuated by -3 dBs
On Response	The Frequency Response of the ON Switch
Insertion Loss	The Loss due to the On Resistance of the Switch

REV. 0 -5-


## ADG821/ADG822/ADG823—Typical Performance Characteristics




TPC 1. On Resistance vs.  $V_D$  ( $V_S$ )




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ )




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures




TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures




TPC 5. Leakage Currents vs. Temperature




TPC 6. Charge Injection vs. Source Voltage



TPC 7.  $t_{ON}/t_{OFF}$  vs. Temperature




TPC 8. Off Isolation vs. Frequency




TPC 9. On Response vs. Frequency


-6- REV. 0



TPC 10. Crosstalk vs. Frequency



TPC 11. Logic Threshold Voltage vs. Suppply Voltage



TPC 12. THD

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


REV. 0 -7-


## **Test Circuits**


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

50%

90%









Test Circuit 1. On Resistance


Test Circuit 2. Off Leakage

Test Circuit 3. On Leakage






Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay, t<sub>BBM</sub> (ADG823 only)




Test Circuit 6. Charge Injection

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw




Test Circuit 7. Off Isolation



CHANNEL-TO-CHANNEL CROSSTALK = 20 LOG  $\frac{V_{OUT}}{V_S}$ 

Test Circuit 9. Channel-to-Channel Crosstalk

## ADG821/ADG822/ADG823




Test Circuit 8. Bandwidth

REV. 0 -9-


#### **OUTLINE DIMENSIONS**

#### 8-Lead MSOP Package [MSOP] (RM-8)

Dimensions shown in millimeters



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



COMPLIANT TO JEDEC STANDARDS MO-187AA

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WW.100Y.CO.

Http://www. 100y. com. tw

WWW.100Y.COM.TW