

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# **NAU8811**

### Mono Audio Codec with SPI emPowerAudio™

#### 1. GENERAL DESCRIPTION

The NAU8811 is a cost effective and low power wideband MONO audio CODEC. It is designed for voice telephony related applications. Functions include Automatic Level Control (ALC) with noise gate, PGA, standard audio interface I<sup>2</sup>S, and PCM with time slot assignment. The device provides one differential microphone input and one single ended auxiliary input (multi purpose). There are few variable gain control stages in the audio path. It also includes Headphone (Headphone) line output and integrated BTL speaker driver.

The analog inputs have PGA on the front end, allowing dynamic range optimization with a wide range of input sources. The microphone amplifiers have a programmable gain from -12dB to +35.25dB to handle both amplified microphones. In addition to a digital high pass filter to remove DC offset voltages, the ADC also features voice band digital filtering. Voice-band data is accepted by the audio interface (I<sup>2</sup>S). The DAC converter path includes filtering and mixing, programmable-gain amplifiers (PGA), and soft muting. The digital interface SPI have independent supply voltage to allow integration into multiple supply systems. The NAU8811 operates at supply voltages from 2.5V to 3.6V, although the digital core can operate at voltage as low as 1.71V to save power.

#### 2. FEATURES

### 24-bit signal processing linear Audio CODEC

- Audio DAC: 93dB SNR and -84dB THD
- Audio ADC: 91dB SNR and -79dB THD
- Support variable sample rates from 8 48kHz
- Integrated BTL Speaker Driver 1W (8Ω / 5V)
- Integrated Headset Driver 40mW (16Ω / 3.3V)

#### Analog I/O

- Integrated programmable Microphone Amplifier
- Integrated Line Input and Line Output
- Integrated Audio Switches
- Headphone / Speaker / Line Output selection
- Microphone / Line Inputs selection

#### Interfaces

- I<sup>2</sup>S digital interface PCM time slot assignment
- SPI serial control Interface

### Low Power, Low Voltage


- Analog Supply: 2.5V to 3.6V
- Digital Supply: 1.71V to 3.6V
- Nominal Operating Voltage: 3.3V

### **Additional features**

- Programmable ALC and ADC Notch Filter
- Programmable High Pass Filter
- Digital D/A Passthrough
- AEC-Q100 & TS16949 qualification
- Industrial temperature: range: -40°C to +85°C

#### **Applications**

- VolP Telephones
- IP PBX
- Mobile Telephone Hands-free Kits
- Residential & Consumer Intercoms
- General Purpose low power audio CODEC





#### 3. PIN CONFIGURATION




Figure 1: 20-Pin QFN Package



### 4. PIN DESCRIPTION

Pin Name	Pin#	Functionality	A/D	Pin Type
MIC+	1	Microphone Positive Input	Α	1100 F
VDDA	2	Analog Supply	Α	V. LT CO
VSSA	3	Analog Ground	Α	0
VDDD	4	Digital Supply	D	West C
VSSD	5	Digital Ground	D	0
ADCOUT	6	Digital Audio Data Output	D	0
DACIN	7	Digital Audio Data Input	D	4100 h
FS	8	Frame Sync (Slave)	D	1/0
BCLK	9	Bit Clock (Slave)	D	11 (00 )
CSb	10	SPI Chip Select	D	1/0
SCLK	11	SPI Serial Clock	D	11100
SDIO	12	SPI Data In	D	0
MOUT	13	Headphone Output	Α	0.110
SPKOUT+	14	Speaker Positive Output	Α	0
VSSSPK	15	Speaker Ground	Α	0
SPKOUT-	16	Speaker Negative Output	Α	0
VDDSPK	17	Speaker Supply	Α	1
AUX	18	Auxiliary Input	Α	
VREF	19	Decoupling internal analog mid supply reference voltage		0
MIC-	20	Microphone Negative Input	Α	
PADDLE_VSSA	PKG	The exposed metal paddle on the bottom of the IC supplies circuit ground(s) for the entire chip. It is very important that a good solder connection is made between this exposed metal paddle and the ground plane of the PCB underlying the IC.	O	

Table 1: Pin Description

### Notes

- 1. The 20-QFN package includes a bulk ground connection pad on the underside of the chip. This bulk ground should be thermally tied to the PCB, and electrically tied to the analog ground.
- 2. Unused analog input pins should be left as no-connection.
- 3. Under all condition when digital pins are not used they should be tied to ground.

### 5. BLOCK DIAGRAM




Figure 2: NAU8811 General Block Diagram



### 6. Table of Contents

1.	GENERAL DESCRIPTION	1
2.	FEATURES	1
3.	PIN CONFIGURATION	2
4.	PIN DESCRIPTION	3
5.	BLOCK DIAGRAM	4
6.	TABLE OF CONTENTS	5
7.	LIST OF FIGURES	8
8.	LIST OF TABLES	9
9.	ABSOLUTE MAXIMUM RATINGS	10
10.	OPERATING CONDITIONS	10
11.	ELECTRICAL CHARACTERISTICS	11
12.	FUNCTIONAL DESCRIPTION	14
12.1	. INPUT PATH	14
1	2.1.1. The Single Ended Auxiliary Input (AUX)	14
1	2.1.2. The differential microphone input (MIC- & MIC+ pins)	16
	12.1.2.1. Positive Microphone Input (MIC+)	17
	12.1.2.2. Negative Microphone Input (MIC-)	17
	12.1.2.3. PGA Gain Control	
1	2.1.3. PGA Boost Stage	
	ADC DIGITAL FILTER BLOCK	
	2.2.1. Programmable High Pass Filter (HPF)	
_ 1	2.2.2. Programmable Notch Filter (NF)	
	2.2.3. Digital ADC Gain Control	
	B. PROGRAMMABLE GAIN AMPLIFIER (PGA)	
	2.3.1. Automatic level control (ALC)	
1	2.3.2. Normal Mode	
_ (1	2.3.3. ALC Hold Time (Normal mode Only)	
1	2.3.4. Peak Limiter Mode	
, 1	2.3.5. Attack Time	
1	2.3.6. Decay Times	26
1	2.3.7. Noise gate (normal mode only)	27
00 1	2.3.8. Zero Crossing	28
12.4	DAC DIGITAL FILTER BLOCK	29
1	2.4.4. Hi-Fi DAC De-Emphasis and Gain Control	30
10 <sup>1</sup> 1	2.4.5. Digital DAC Output Peak Limiter	31
	2.4.6. Volume Boost	31
12.5	S. ANALOG OUTPUTS	32
1	2.5.1. Speaker Mixer Outputs	32
111	2.5.2. Headphone Mixer Output	33
1	2.5.3. Unused Analog I/O	34
12.6	CLOCKING BLOCK	36
12.7	CONTROL INTERFACE	37
1	2.7.1. 16-bit Write Operation (default)	37



12.7.2.	24-bit Write Operation	38
12.7.3.	Software Reset	38
12.8. DI	GITAL AUDIO INTERFACES	39
12.8.1.	Right Justified audio data	40
12.8.2.	Left Justified audio data	41
12.8.3.	I <sup>2</sup> S audio data	42
12.8.4.	PCM audio data	43
12.8.5.	PCM Time Slot audio data	44
12.8.6.	Companding	45
12.9. PC	WER SUPPLY	46
12.9.1.	Power-On Reset	46
12.9.2.	Power Related Software Considerations	46
12.9.3.	Power Up/Down Sequencing	47
12.9.4.	Reference Impedance (REFIMP) and Analog Bias	
12.9.5.	Power Saving	
12.9.6.	Estimated Supply Currents	
13. REGIS	FER DESCRIPTION	
13.1. SC	FTWARE RESET	52
	WER MANAGEMENT REGISTERS	
13.2.1.	Power Management 1	
13.2.2.	Power Management 2	
13.2.3.	Power Management 3	
	DIO CONTROL REGISTERS	
13.3.1.	Audio Interface Control	
13.3.2.	Audio Interface Companding Control	
13.3.3.	Clock Control Register	
13.3.4.	Audio Sample Rate Control Register	
13.3.5.	DAC Control Register	
13.3.6.	DAC Gain Control Register	
13.3.7.	ADC Control Register	
	ADC Gain Control Register	
	GITAL TO ANALOG CONVERTER (DAC) LIMITER REGISTERS	
	TOMATION FIVE CONTROL A REGISTER	
	TOMATIC LEVEL CONTROL 1 REGISTER	
	ALC1 REGISTER	
13.6.2.	ALC2 REGISTER	
	ALC3 REGISTER	
	ISE GAIN CONTROL REGISTER	
13.8. INF	PUT, OUTPUT, AND MIXERS CONTROL REGISTER	
13.8.1.	Attenuation Control Register	63
13.8.2.	Input Signal Control Register	
13.8.3.	PGA Gain Control Register	
13.8.4.	ADC Boost Control Registers	65
13.8.5.	Output Register	65
13.8.6.	Speaker Mixer Control Register	66
13.8.7.	Speaker Gain Control Register	66
13.8.8.	Headphone Mixer Control Register	67



13.9	. LOWER POWER REGISTER	67
13.1	0. PCM TIME SLOT CONTROL & ADCOUT IMPEDANCE OPTION CONTROL	68
1	3.10.1. PCM1 TIMESLOT CONTROL REGISTER	68
1	3.10.2. PCM2 TIMESLOT CONTROL REGISTER	68
13.1	1. Reserved	69
13.1	2. OUTPUT Driver Control Register	69
13.1	3. AUTOMATIC LEVEL CONTROL ENHANCED REGISTER	70
1	3.13.1. ALC1 Enhanced Register	70
1	3.13.2. ALC Enhanced 2 Register	70
13.1	4. MISC CONTROL REGISTER	71
13.1	5. Output Tie-Off REGISTER	71
13.1	6. Output Tie-off Direct Manual Control REGISTER	72
14.	CONTROL INTERFACE TIMING DIAGRAM	73
14.1	. SPI WRITE TIMING DIAGRAM	73
15.	AUDIO INTERFACE TIMING DIAGRAM	74
15.1	. AUDIO INTERFACE IN SLAVE MODE	74
15.2	. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audo Data)	74
15.3	. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode )	75
15.4	. μ-LAW ENCODE DECODE CHARACTERISTICS	76
15.5	. A-LAW ENCODE DECODE CHARACTERISTICS	77
15.6	. μ-LAW / A-LAW CODES FOR ZERO AND FULL SCALE	78
15.7	. μ-LAW / A-LAW OUTPUT CODES (DIGITAL MW)	78
16.	DIGITAL FILTER CHARACTERISTICS	79
17.	TYPICAL APPLICATION	81
18.	PACKAGE SPECIFICATION (20-PIN QFN)	82
19.	ORDERING INFORMATION	83
	/ERSION HISTORY	



## 7. List of Figures

Figure 1: 20-Pin QFN Package	2
Figure 2: NAU8811 General Block Diagram	4
Figure 3: Auxiliary Input Circuit Block Diagram with AUXM[3] = 0	15
Figure 4: Auxiliary Input Circuit Block Diagram with AUXM[3] = 1	15
Figure 5: Input PGA Circuit Block Diagram	16
Figure 6: Boost Stage Block Diagram	18
Figure 7: ADC Digital Filter Path Block Diagram	20
Figure 8: ALC Block Diagram	23
Figure 9: ALC Response Graph	23
Figure 10: ALC Normal Mode Operation	25
Figure 11: ALC Hold Time	25
Figure 12: ALC Limiter Mode Operations	26
Figure 13: ALC Operation with Noise Gate disabled	27
Figure 14: ALC Operation with Noise Gate Enabled	27
Figure 15: DAC Digital Filter Path	29
Figure 16: Speaker and Headphone Analogue Outputs	32
Figure 17: Tie-off Options for the Speaker and Headphone output Pins	34
Figure 18: Clock Select Circuit	36
Figure 19: Register write operation using a 16-bit SPI Interface	37
Figure 20: Register Write operation using a 24-bit SPI Interface	38
Figure 21: Right Justified Audio Interface (Normal Mode)	40
Figure 22: Right Justified Audio Interface (Special mode)	40
Figure 23: Left Justified Audio Interface (Normal Mode)	
Figure 24: Left Justified Audio Interface (Special mode)	
Figure 25: I2S Audio Interface (Normal Mode)	42
Figure 26: I2S Audio Interface (Special mode)	42
Figure 27: PCM Mode Audio Interface (Normal Mode)	43
Figure 28: PCM Mode Audio Interface (Special mode)	43
Figure 29: PCM Time Slot Mode (Time slot = 0) (Normal Mode)	44
Figure 30: PCM Time Slot Mode (Time slot = 0) (Special mode)	44
Figure 31: The Programmable ADCOUT Pin	
Figure 32: SPI Write Timing Diagram	
Figure 33: Audio Interface Slave Mode Timing Diagram	
Figure 34: PCM Audio Interface Slave Mode Timing Diagram	
Figure 35: PCM Audio Interface Slave Mode (PCM Time Slot Mode )Timing Diagram	
Figure 36: DAC Filter Frequency Response	



	: DAC Filter Ripple80
	: ADC Filter Ripple80
Figure 40	: Application Diagram For 20-Pin QFN81
8. List	of Tables
Table 1:	Pin Description3
	Register associated with Input PGA Control16
	Vicrophone Non-Inverting Input Impedances17
	Microphone Inverting Input Impedances17
	Registers associated with ALC and Input PGA Gain Control18
	Registers associated with PGA Boost Stage Control19
Table 7:	Register associated with ADC20
Table 8:	High Pass Filter Cut-off Frequencies (HPFAM=1)21
Table 9:	Registers associated with Notch Filter Function21
Table 10:	Equations to Calculate Notch Filter Coefficients
Table 11:	Register associated with ADC Gain22
Table 12:	Registers associated with ALC Control24
Table 13:	ALC Maximum and Minimum Gain Values24
Table 14:	Registers associated with DAC Gain Control
Table 15:	DAC Digital Limiter Control31
Table 16:	Speaker Output Controls
Table 17:	Headphone Output Controls
Table 18:	Control Interface Selection
Table 19:	Standard Interface modes
Table 20:	Audio Interface Control Registers
Table 21:	Companding Control
Table 22:	Power up sequence
Table 23:	Power down Sequence
Table 24:	Registers associated with Power Saving48
Table 25:	Supply Current - VDDA 3.3V49
	SPI Timing Parameters
Table 27:	Audio Interface Timing Parameters75



### 9. ABSOLUTE MAXIMUM RATINGS

co	NDITION	MIN	MAX	Units
VDDA supply voltage	CONT.	-0.3	+3.63	
VDDCDK avantuvaltana	MOUTBST=0, SPKBST=0	-0.3	+3.63	V VO
VDDSPK supply voltage MOUTBST=1, SPKBST=1		-0.3	+5.50	V
Digital Input Voltage range	1007.00	VSSD - 0.3	VDDD + 0.30	V
Analog Input Voltage rang	e COT	VSSA - 0.3	VDDA + 0.30	ov.
Industrial operating tempe	rature	-40	+85	°C
Storage temperature range	e VIVI	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended period of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

### 10. OPERATING CONDITIONS

Condition	Symbol	Min Value	Typical Value	Max Value	Units
Analogue supplies range	VDDA	2.50		3.60	V
Digital supply range	VDDD	1.71	IN	3.60	V
Speaker supply	VDDSPK	2.50		5.50	V
Ground	VSSD, VSSA, VSSSPK	CO	0		V

### 1. VDDA must be ≥ VDDD

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw



### 11. ELECTRICAL CHARACTERISTICS

VDDD = 1.8V, VDDA = SPKBST = 3.3V,  $T_A = +25^{\circ}C$ , 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Analogue to Digital Conv		TEST CONDITIONS	IVIII		1	OIVII
Full scale input signal V <sub>INFS</sub> PGABST = 0dB  PGAGAIN = 0dB			WW	1.0 0	V.C	V <sub>RMS</sub> dBV
Signal to Noise Ratio <sup>2</sup>	SNR	Gain = 0dB, A-weighted	87	91	- (	dB
Total Harmonic Distortion	THD	Input = -1dBFS, Gain = 0dB		-79	-65	dB
Digital to Analogue Conv	erter (DAC)	to Headphone output (all data measured with	th 10kΩ / 5	50pF load	You	
Full Scale output signal <sup>1</sup>	VVI.1	MOUTBST=0		1.0x (V <sub>REF</sub> )	Ino	V <sub>RMS</sub>
Tuli Codic Odiput Signal	_ XIVI .	MOUTBST=1		1.5 x V <sub>REF</sub>	700	V RIVIS
Signal to Noise Ratio <sup>2</sup>	SNR	A-weighted (ADC/DAC oversampling rate of 128)	90	93	N.10	dB
Total Harmonic Distortion	THD	$R_L$ = 10 kΩ; -1.5dBfs	*	-84	-70	dB
Auxiliary Analogue Input	(AUX)	W. COP		WW	44.	. 003
Full-scale Input Signal Level <sup>1</sup>	V <sub>INFS</sub>	Gain = 0dB		1	MM.	V <sub>RMS</sub> dBV
nput Resistance	R <sub>AUX</sub>	AUXM=0		20	1	kΩ
Input Capacitance	C <sub>AUX</sub>	N W CON TW		10		pF
Microphone Inputs (MICN		nd MIC Input Programmable Gain Amplifier	(PGA)		-33	W.L
Full-scale Input Signal Level <sup>1</sup>	V <sub>INFS</sub>	PGABST = 0dB PGAGAIN = 0dB		1		V <sub>RMS</sub>
Programmable PGA gain	4	NW COLL	-12	-	35.25	dB
PGA Step Size		Guaranteed Monotonic	- 1	0.75	-1	dB
Programmable Boost		PGABST = 0		0		٩D
PGA gain		PGABST = 1	- X	20		dB
Mute Attenuation		11007.		100		dB
PGA equivalent output noise	V	0 to 20kHz, Gain set to 35.25dB		110		μV
	- 1	PGA Gain = 35.25dB	7.	1.6		kΩ
Auxiliary Input resistance	R <sub>AUX</sub>	PGA Gain = 0dB		47		kΩ
100	<b>1</b>	PGA Gain = -12dB	DIA E.	75		kΩ
Positive Microphone Input resistance	R <sub>MIC+</sub>	PMICPGA = 1	MO	94		kΩ
Input Capacitance	Сміс	111111111111111111111111111111111111111		10		pF
Speaker Output PGA	1		$CO_{\tilde{P}}$		N.	
Programmable Gain		11007	-57		6	dB
Programmable Gain Step Size	Zir.	Guaranteed Monotonic	I.Cu	1		dB
					_	



VDDD = 1.8V, VDDA = SPKBST = 3.3V,  $T_A = +25^{\circ}C$ , 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS			MIN	TYP	MAX	UNIT					
BTL Speaker Output (SPKOU	T+, SPKOU	T- with 8Ω brid	ge tied load	d)		1007							
7	To a	SPKBST = 0	<b>4</b> 1		V	3.3	N. P.						
Full scale output 7	1007	SPKBST = 1			4 -	SPK / 3.3	<b>T.</b>	V <sub>RMS</sub>					
Output Power	PO		Output power is very closely co										
1		VDDSPK=3.3		a roly closely to		-110							
	N.To.	$RL = 8\Omega$	1.0			90	-×7 (	dB					
Signal to Noise Ratio	SNR	VDDSPK =5V				-11	10 x						
	M.To.	RL = 8Ω			7	90	~ 1	dB					
	- 1	PO =180mW				-63	1007	dB					
	11 N . L	PO =400mW	DIAT.	VDDSPK=3.3V	- 1	-56		dB					
Total Harmonic Distortion	THD	PO =360mW	RL = 8Ω			-60	100	dB					
		PO =800mW	OM.	VDDSPK=5V		-61		dB					
	1, 1	PO =1W			-34	x110	dB						
Power Supply Rejection Ratio	-TXV	VDDSPK = 5\	/ (boost)	-331		50	14	dB					
(50Hz - 22kHz)	PSRR	VDDSPK = 3\		171		50	-311	dB					
Headphone' output (SPKOUT	P. SPKOUT			ound)		- N							
Full scale output <sup>7</sup>		-1100		7/17		V <sub>REF</sub>	-33	V <sub>RM</sub>					
Signal to Noise Ratio	SNR	A-weighted	<1 CC			90		dB					
original to Troide Traile	Ortiv	Po=20mW, RI	= 160 VE	DSPK = 3.3V		-84		dB					
Total Harmonic Distortion	THD	Po=20mW, RI		172		-85		dB					
Automatic Level Control (ALC	CVI imiter –		0212, 42	BOTH 0.0V		-00	-11						
Target Record Level	<i>,</i> ,				-28.5		-6	dB					
Programmable Gain			100		-12		35.25	dB					
Programmable Gain Step			~ 05	COR	-12		33.23	1					
Size		Guaranteed M	1onotonic			0.75		dB					
Gain Hold Time <sup>4, 6</sup>	tHOLD	BCLK=12.288	BMHz	Y.Co.	0 / 2.67 // 43691 (time doubles with each step)			ms					
Gain Ramp-Up (Decay) Time	N +DCV	ALC Mode ALCM=0 BCLK=12.288MHz		3.3 / 6.0	6 / 13.1 / . oubles eve	/ 3360	ms						
5,6	tDCY	Limiter Mode ALCM=1 BCLK=12.288MHz		ALCM=1		ALCM=1		ALCM=1		0.73 / 1.45 / 2.91 / / 74 (time doubles every step			ms
Gain Ramp-Down (Attack)	TW	ALC Mode  ALCM=0  BCLK=12.288MHz			ALCM=0 0.83 / 1.66 / 3.33 / / (time doubles every st				ms				
Time <sup>5, 6</sup>	tATK	Limiter Mode  ALCM=1  BCLK=12.288MHz				36 / 0.73 / oubles eve		ms					
Digital Input / Output	Mir			ATTI TOO	- 00	Mr	-11						
Input HIGH Level	V <sub>IH</sub>			-1100	0.7 × VDDD			V					



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input LOW Level	VIL	TIM	-311	001	0.3 x VDDD	V
Output HIGH Level	V <sub>OH</sub>	I <sub>OL</sub> = 1mA	0.9 x VDDD	M	COR	V
Output LOW Level	V <sub>OL</sub>	I <sub>OH</sub> = -1mA	NV.	3.25	0.1 x VDDD	٧

#### **Notes**

- 1. Full Scale is relative to VDDA (FS = VDDA/3.3.) Input level to RIP and LIP is limited to a maximum of -3dB so that THD+N performance will not be reduced.
- 2. Signal-to-noise ratio (dB) SNR is a measure of the difference in level between the full-scale output and the output with no signal applied. (No Auto-zero or Automate function is employed in achieving these results).
- 3. THD+N (dB) THD+N are a ratio, of the RMS values, of (Noise + Distortion)/Signal.
- 4. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
- 5. Ramp-up and Ramp-Down times are defined as the time it takes to change the PGA gain by 6dB of its gain range.
- 6. All hold, ramp-up and ramp-down times scale proportionally with BCLK
- 7. The maximum output voltage can be limited by the speaker power supply. If MOUTBST or SPKBST is, set then VDDSPK should be 1.5xVDDA to prevent clipping taking place in the output stage (when PGA gains are set to 0dB).



#### 12. FUNCTIONAL DESCRIPTION

The NAU8811 is a MONO Audio CODEC with very robust ADC and DAC. The device provides one single ended auxiliary input (AUX pin) and one differential microphone input (MIC- & MIC+ pins). The auxiliary input (AUX) can be configured to sum multiple signals into a single input. It has three different amplification paths with a total gain of up to +55.25dB. The differential input also has amplification paths similar to auxiliary input.

The PGA output has programmable ADC gain. An advanced Sigma Delta DAC is used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8 kHz to 48 kHz. The Digital Filter blocks include ADC high pass filters, and Notch filter. The device has two output mixers, one for Headphone output and the other for the speaker output. It also has one input mixer.

The NAU8811 has serial control interface SPI for device control. The device also supports I<sup>2</sup>S, PCM time slotting, Left Justified and Right Justified for audio interface and can only operate in slave only. It can operate with sample rates ranging from 8 kHz to 48 kHz, depending on the values of BCLK and its prescaler. The power control registers help save power by controlling the major individual functional blocks of the NAU8811.

#### 12.1. INPUT PATH

The NAU8811 has two different types of microphone inputs single ended and differential. Figure 3 shows the different paths that the input signals can take.

All inputs are maintained at a DC bias at approximately half of the VDDA supply voltage. Connections to these inputs should be AC-coupled by means of DC blocking capacitors suitable for the device application.

### 12.1.1. The Single Ended Auxiliary Input (AUX)

The single ended auxiliary input (AUX) has three different paths to Headphone output (MOUT).

- Directly connected to the Headphone Mixer or Speaker Mixer to MOUT or SPKOUT+ and SPKOUT- respectively
- Connect through the PGA Boost Mixer which has a range of -12dB to +6dB
- Connect through both the input PGA Gain (range of -12dB to +35.25 dB) and PGA Boost Mixer (range of 0db or +20dB)

The last two paths above go through the ADC filters where the ALC loop controls the amplitude of the input signal. The device also has an internal configurable biasing circuit for biasing the microphone, reducing external components.

An internal inverting operational amplifier circuit allows the auxiliary input pin to connect multiple signals for mixing. This can be achieved by setting AUXM[3] address (0x2C) to LOW. The combination of the 20k ohm resistors can vary due to process variation in the gain stage. The block can also be configured to be used as a buffer by setting

AUXM[3] address (0x2C) to HIGH. The internal inverting circuit block can be enable/disable by setting AUXEN[6] address (0x01).




Figure 3: Auxiliary Input Circuit Block Diagram with AUXM[3] = 0




Figure 4: Auxiliary Input Circuit Block Diagram with AUXM[3] = 1



### 12.1.2. The differential microphone input (MIC- & MIC+ pins)

The NAU8811 features a low-noise, high common mode rejection ratio (CMRR), differential microphone inputs (MIC- & MIC+ pins) which are connected to a PGA Gain stage. The differential input structure is essential in noisy digital systems where amplification of low-amplitude analog signals is necessary such as notebooks and PDAs. When properly employed, the differential input architecture offers an improved power-supply rejection ratio (PSRR) and higher ground noise immunity.




Figure 5: Input PGA Circuit Block Diagram

Bit(s)	Addr	Parameter	Programmable Range
PMICPGA[0]	0x2C	Positive Microphone to PGA	0 = Input PGA Positive terminal to VREF 1 = Input PGA Positive terminal to MICP
NMICPGA[1]	0x2C	Negative Microphone to PGA	0 = MICN not connected to input PGA 1 = MICN to input PGA Negative terminal.

Table 2: Register associated with Input PGA Control



#### 12.1.2.1. Positive Microphone Input (MIC+)

The positive microphone input (MIC+) can be used as part of the differential input. It connects to the positive terminal of the PGA gain amplifier by setting PMICPGA[0] address (0x2C) to HIGH or can be connected to VREF by setting PMICPGA[0] address (0x2C) to LOW.

When the associated control bit is set logic = 1, the MIC+ pin is connected to a resistor of approximately  $30k\Omega$  which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC+ pin close to VREF at all times.

Note: In single ended applications where the MIC+ input is used without using MIC-, the PGA gain values will be valid only if the MIC- pin is terminated to a low impedance signal point. This termination should normally be an AC coupled path to signal ground. This input impedance is constant regardless of the gain value. The following table gives the nominal input impedance for this input. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

MIC+ to non-inverting PGA input Nominal Input Impedance							
Gain (dB)	Impedance (kΩ)						
-12	94						
-9	94						
-6	94						
-3	94						
0	94						
3	94						
6	94						
9	94						
12	94						
18	94						
30	94						
35.25	94						

Table 3: Microphone Non-Inverting Input Impedances

MIC- to inverting PGA input  Nominal Input Impedance					
Gain (dB)	Impedance (kΩ				
-12	75				
-9	69				
-6	63				
-3	55				
0	47				
3	39				
6	31				
9	25				
12	19				
18	11				
30	2.9				
35.25	1.6				

Table 4: Microphone Inverting Input **Impedances** 

## 12.1.2.2. Negative Microphone Input (MIC-)

The negative microphone input (MIC-) has two distinctive configuration; differential input or single ended input. This input connects to the negative terminal of the PGA gain amplifier by setting NMICPGA[1] address (0x2C) to HIGH. When the MIC- is used as a single ended input, MIC+ should be conned to VREF by setting PMICPGA[0] address (0x2C) bit to LOW. The AUX input signal can also be mixed with the MIC- input signal by setting AUXPGA[2] address (0x2C) to HIGH.



When the associated control bit is set logic = 1, the MIC- pin is connected to a resistor of approximately  $30k\Omega$  which is tied to VREF. The purpose of the tie to VREF is to reduce any pop or click sound by keeping the DC level of the MIC- pin close to VREF at all times. It is important for a system designer to know that the MIC-input impedance varies as a function of the selected PGA gain. This is normal and expected for a difference amplifier type topology. The above table gives the nominal resistive impedance values for this input over the possible gain range. Impedance for specific gain values not listed in this table can be estimated through interpolation between listed values.

#### 12.1.2.3. PGA Gain Control

The PGA amplification is common to all three input pins MIC-, MIC+, AUX, and enabled by PGAEN[2] address (0x02). It has a range of -12dB to +35.25dB in 0.75dB steps, controlled by PGAGAIN[5:0] address (0x2D). Input PGA gain will not be used when ALC is enabled using ALCEN[8] address (0x20).

Addr	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x2D	0	PGAZC	PGAMT	no -	CON	PGAGA	AIN[5:0]			0x010
0x20	ALCEN	0	0	ALCMXGAIN[2:0] ALCMNGAIN[2:0]				0x038		

Table 5: Registers associated with ALC and Input PGA Gain Control

### 12.1.3. PGA Boost Stage

The boost stage has three inputs connected to the PGA Boost Mixer. All three inputs can be individually connected or disconnected from the PGA Boost Mixer. The boost stage can be enabled by setting BSTEN[4] address (0x02) to HIGH. The following figure shows the PGA Boost stage.




Figure 6: Boost Stage Block Diagram



The signal from AUX stage can be amplified at the PGA Boost stage before connecting to the Boost Mixer by setting a binary value from "001" - "111" to AUXBSTGAIN[2:0] address (0x2F). The path is disconnected by setting "000" to the AUXBSTGAIN bits.

Signal from PGA stage to the PGA Boost Mixer is disconnected or muted by setting PGAMT[6] address (0x2D) to HIGH. In this path the PGA boost can be a fixed value of +20dB or 0dB, controlled by the PGABST[8] address (0x2F) bit.

The signal from MIC+ pin to the PGA Boost Mixer is disconnected by setting '000' binary value to PMICBSTGAIN[6:4] address (0x2F) and any other combination connects the path.

Bit(s)	Addr	Parameter	Programmable Range
BSTEN[4]	0x02	Enable PGA Boost Block	0 = Boost stage OFF 1 = Boost stage ON
PGAMT[6]	0x2D	Mute control for input PGA	0=Input PGA not muted 1=Input PGA muted
AUXBSTGAIN[2:0]	0x2F	Boost AUX signal	Range: -12dB to +6dB @ 3dB increment
PMICBSTGAIN[6:4]	0x2F	Boost MIC+ signal	Range: -12dB to +6dB @ 3dB increment
PGABST[8]	0x2F	Boost PGA stage	0 = PGA output has +0dB 1 = PGA output has +20dB

Table 6: Registers associated with PGA Boost Stage Control



12.2. ADC DIGITAL FILTER BLOCK

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




Figure 7: ADC Digital Filter Path Block Diagram

The ADC digital filter block performs a 24-bit signal processing. The block consists of an oversampled analog sigmadelta modulator, digital decimator, digital filter, high pass filter, and a notch filter. The oversampled analog sigmadelta modulator provides a bit stream to the decimation stages and filter. The ADC coding scheme is in twoscomplement format and the full-scale input level is proportional to VDDA. With a 3.3V supply voltage, the full-scale level is 1.0V<sub>RMS</sub> and any voltage greater than full scale may overload the ADC and cause distortion. The ADC is enabled by setting ADCEN[0] address (0x02) bit. Polarity and oversampling rate of the ADC output signal can be changed by ADCPL[0] address (0x0E) and ADCOS[3] address (0x0E) respectively.

Bit(s) Addr		Parameter	Programmable Range
ADCPL[0] 0x0E ADC Polarity		ADC Polarity	0 = Normal 1 = Inverted
ADCOS[3] 0x0E ADC C		ADC Over SampleRate	0=64x (Lowest power) 1=128x (best SNR at typical condition)
HPFEN[8] 0x0E High F		High Pass Filter Enable	0 = Disable 1 = Enable
HPFAM[7]	0x0E	Audio or Application Mode	0 = Audio (1 <sup>st</sup> order, fc ~ 3.7 kHz) 1 = Application (2 <sup>nd</sup> order, fc = HPF)
HPF[6:4]	0x0E	High Pass Filter frequencies	82 Hz to 612 Hz dependant on the sample rate
ADCEN[0] 0x02 Enable A		Enable ADC	0 = Disable 1 = Enable
SMPLR[3:1] 0x07 Sample re		Sample rate	8k Hz to 48 kHz

Table 7: Register associated with ADC



### 12.2.1. Programmable High Pass Filter (HPF)

The high pass filter (HPF) has two different modes that it can operate in either Audio or Application mode HPFAM[7] address (0x0E). In Audio Mode (HPFAM=0) the filter is first order, with a cut-off frequency of 3.7kHz. In Application mode (HPFAM=1) the filter is second order, with a cut-off frequency selectable via the HPF[2:0] register bits. Cut-off frequency of the HPF depends on sample frequency selected by SMPLR[3:1] address (0x07). The HPF is enabled by setting HPFEN[8] address (0x0E) to HIGH. Table below shows the cut-off frequencies with different sampling rate

~ ~ ~	JAN 1		V	fs	(kHz)		11	44	400
HPF[2:0]	5	MPLR=101/	100	SMP	LR=011/0	10	SMI	PLR=001/0	00
	8	11.025	12	16	22.05	24	32	44.1	48
000	82	113	122	82	113	122	82	113	122
001	102	141	153	102	141	153	102	141	153
010	131	180	156	131	180	156	131	180	156
011	163	225	245	163	225	245	163	225	245
100	204	281	306	204	281	306	204	281	306
101	261	360	392	261	360	392	261	360	392
110	327	450	490	327	450	490	327	450	490
111	408	563	612	408	563	612	408	563	612

Table 8: High Pass Filter Cut-off Frequencies (HPFAM=1)

### 12.2.2. Programmable Notch Filter (NF)

The NAU8811 has a programmable notch filter where it passes all frequencies except those in a stop band centered on a given center frequency. The filter gives lower distortion and flattens response. The notch filter is enabled by setting NFCEN[7] address (0x1B) to HIGH. The variable center frequency is programmed by setting two's complement values to NFCA0[6:0] address (0x1C), NFCA0[13:7] address (0x1B) and NFCA1[6:0] address (0x1E), NFCA1[13:7] address (0x1D) registers. The coefficients are updated in the circuit when the NFCU[8] bit is set HIGH in a write to any of the registers NF1-NF4 address (0x1B, 0x1C, 0x1D, 0x1E).

Addr	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x1B	NFCU	NFCEN	×I	NFCA0[13:7]						0x000
0x1C	NFCU	0		NFCA0[6:0]					0x000	
0x1D	NFCU	0		NFCA1[13:7]				0x000		
0x1E	NFCU	0				NFCA1[6:0]		doM	. 1	0x000

Table 9: Registers associated with Notch Filter Function



-11	A <sub>0</sub>	A <sub>1</sub>	Notation	Register Value (DEC)
Coefficient	$\frac{1-\tan\left(\frac{2\ \pi\ f_b}{2\ f_s}\right)}{1+\tan\left(\frac{2\ \pi\ f_b}{2\ f_s}\right)}$	$- \left( 1 + A_0 \right) x \cos \left( \frac{2 \pi f_c}{f_s} \right)$	$f_c$ = center frequency (Hz) $f_b$ = -3dB bandwidth (Hz) $f_s$ = sample frequency (Hz)	$NFCA0 = -A_0 \times 2^{13}$ $NFCA1 = -A_1 \times 2^{12}$ (then convert to 2's complement)

Table 10: Equations to Calculate Notch Filter Coefficients

### 12.2.3. Digital ADC Gain Control

The digital ADC can be muted by setting "0000 0000" to ADCGAIN[7:0] address (0x0F). Any other combination digitally attenuates the ADC output signal in the range -127dB to 0dB in 0.5dB increments].

Addr	Name	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0x0F	ADCG	0		100		ADC	GAIN			-11	0x0FF

Table 11: Register associated with ADC Gain

### 12.3. PROGRAMMABLE GAIN AMPLIFIER (PGA)

NAU8811 has a programmable gain amplifier (PGA) which controls the gain such that the signal level of the PGA remains substantially constant as the input signal level varies within a specified dynamic range. The PGA has two functions

- Automatic level control (ALC) or
- Input peak limiter

The Automatic Level Control (ALC) seeks to control the PGA gain in response to the amplitude of the input signal such that the PGA output maintains a constant envelope. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x21). Note: When the ALC automatic level control is enabled, the function of the ALC is to automatically adjust PGAGAIN[5:0] address (0x2D) volume setting.

### 12.3.1. Automatic level control (ALC)

The ALC seeks to control the PGA gain such that the PGA output maintains a constant envelope. This helps to prevent clipping at the input of the sigma delta ADC while maximizing the full dynamic range of the ADC. The ALC monitors the output of the ADC, measured after the digital decimator has converted it to 1.23 fixed-point formats. The ADC output is fed into a peak detector, which updates the measured peak value whenever the absolute value of the input signal is higher than the current measured peak. The measured peak gradually decays to zero unless a new



peak is detected, allowing for an accurate measurement of the signal envelope. Based on a comparison between the measured peak value and the target value, the ALC block adjusts the gain control, which is fed back to the PGA.




Figure 8: ALC Block Diagram

The ALC is enabled by setting ALCEN[8] address (0x20) bit to HIGH. The ALC has two functional modes, which is set by ALCM[8] address (0x22).

- Normal mode (ALCM = LOW)
- Peak Limiter mode (ALCM = HIGH)

When the ALC is disabled, the input PGA will immediately change to the value stored in PGAGAIN [5:0] address (0x2D). If it is desired that the PGA Gain match the last controlled value of the ALC, it is necessary to read the ALC gain in-use and explicitly write this gain into PGAGAIN [5:0] immediately before disabling the ALC. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level ALCSL[3:0] address (0x21).




Figure 9: ALC Response Graph



The registers listed in the following section allow configuration of ALC operation with respect to:

- ALC target level
- Gain increment and decrement rates
- Minimum and maximum PGA gain values for ALC operating range
- Hold time before gain increments in response to input signal
- Inhibition of gain increment during noise inputs
- Limiter mode operation

Limiter mode ope	eration	100Y.CO.	W WW 1007.C
Bit(s)	Addr	Parameter	Programmable Range
ALCMNGAIN[2:0]	137	Minimum Gain of PGA	Range: -12dB to +30dB @ 6dB increment
ALCMXGAIN[2:0]	0x20	Maximum Gain of PGA	Range: -6.75dB to +35.25dB @ 6dB increment
ALCEN[8]	NW	Enable ALC function	0 = Disable 1 = Enable
ALCSL[3:0]		ALC Target	Range: -28.5dB to -6dB @ 1.5dB increment
ALCHT[3:0]	0x21	ALC Hold Time	Range: 0ms to 1s, time doubles with every step)
ALCZC[8]		ALC Zero Crossing	0 = Disable 1 = Enable
ALCATK[3:0]		ALC Attack time	ALCM=0 - Range: 125us to 128ms ALCM=1 - Range: 31us to 32ms (time doubles with every step)
ALCDCY[3:0]	0x22	ALC Decay time	ALCM=0 - Range: 500us to 512ms ALCM=1 - Range: 125us to 128ms (Both ALC time doubles with every step)
ALCM[8]		ALC Select	0 = ALC mode 1 = Limiter mode

Table 12: Registers associated with ALC Control

The operating range of the ALC is set by ALCMXGAIN[5:3] address (0x20) and ALCMNGAIN[2:0] address (0x20) bits such that the PGA gain generated by the ALC is between the programmed minimum and maximum levels. When the ALC is enabled, the PGA gain is disabled.

In Normal mode, the ALCMXGAIN bits set the maximum level for the PGA in the ALC mode but in the Limiter mode ALCMXGAIN has no effect because the maximum level is set by the initial PGA gain setting upon enabling of the ALC.

7 1	ALCMAXGAIN	Maximum Gain (dB)			
1	111	35.25			
	110	29.25			
A		ange 35.25dB to -6dB @ s increments			
	001	-0.75			
	000	-6.75			

ALCMINGAIN	Minimum Gain (dB)
000	-12
001	-6
	Range -12dB to 30dB @ 3 increments
110	24
111	30

Table 13: ALC Maximum and Minimum Gain Values



#### 12.3.2. Normal Mode

Normal mode is selected when ALCM[8] address (0x22) is set LOW and the ALC is enabled by setting ALCEN[8] address (0x20) HIGH. This block adjusts the PGA gain setting up and down in response to the input level. A peak detector circuit measures the envelope of the input signal and compares it to the target level set by ALCSL[3:0] address (0x21). The ALC increases the gain when the measured envelope is greater than the target and decreases the gain when the measured envelope is less than - 1.5dB. The following waveform illustrates the behavior of the ALC.




Figure 10: ALC Normal Mode Operation

### 12.3.3. ALC Hold Time (Normal mode Only)

The hold parameter ALCHT[3:0] configures the time between detection of the input signal envelope being outside of the target range and the actual gain increase.

Input signals with different characteristics (e.g., voice vs. music) may require different settings for this parameter for optimal performance. Increasing the ALC hold time prevents the ALC from reacting too quickly to brief periods of silence such as those that may appear in music recordings; having a shorter hold time, on the other hand, may be useful in voice applications where a faster reaction time helps to adjust the volume setting for speakers with different volumes. The waveform below shows the operation of the ALCHT parameter.




Figure 11: ALC Hold Time



#### 12.3.4. Peak Limiter Mode

Peak Limiter mode is selected when ALCM[8] address (0x22) is set to HIGH and the ALC is enabled by setting ALCEN[8] address (0x20). In limiter mode, the PGA gain is constrained to be less than or equal to the gain setting at the time the limiter mode is enabled. In addition, attack and decay times are faster in limiter mode than in normal mode as indicated by the different lookup tables for these parameters for limiter mode. The following waveform illustrates the behavior of the ALC in Limiter mode in response to changes in various ALC parameters.




Figure 12: ALC Limiter Mode Operations

When the input signal exceeds 87.5% of full scale, the ALC block ramps down the PGA gain at the maximum attack rate (ALCATK=0000) regardless of the mode and attack rate settings until the ADC output level has been reduced below the threshold. This limits ADC clipping if there is a sudden increase in the input signal level.

### 12.3.5. Attack Time

When the absolute value of the ADC output exceeds the level set by the ALC threshold, ALCSL[3:0] address (0x21), attack mode is initiated at a rate controlled by the attack rate register ALCATK[3:0] address (0x22). The peak detector in the ALC block loads the ADC output value when the absolute value of the ADC output exceeds the current measured peak; otherwise, the peak decays towards zero, until a new peak has been identified. This sequence is continuously running. If the peak is ever below the target threshold, then there is no gain decrease at the next attack timer time; if it is ever above the target-1.5dB, then there is no gain increase at the next decay timer time.

### 12.3.6. Decay Times

The decay time ALCDCY[6:4] address (0x22) is the time constant used when the gain is increasing. In limiter mode, the time constants are faster than in ALC mode.



#### 12.3.7. Noise gate (normal mode only)

A noise gate is used when there is no input signal or the noise level is below the noise gate threshold. The noise gate is enabled by setting ALCNEN[3] address (0x23) to HIGH. It does not remove noise from the signal. The noise gate threshold ALCNTH[2:0] address (0x23) is set to a desired level so when there is no signal or a very quiet signal (pause), which is composed mostly of noise, the ALC holds the gain constant instead of amplifying the signal towards the target threshold. The noise gate only operates in conjunction with the ALC and ONLY in Normal mode. The noise gate flag is asserted when

(Signal at ADC - PGA gain - MIC Boost gain) < ALCNTH (ALC Noise Gate Threshold) (dB)

Levels at the extremes of the range may cause inappropriate operation, so care should be taken when setting up the function.




Figure 13: ALC Operation with Noise Gate disabled




Figure 14: ALC Operation with Noise Gate Enabled



### 12.3.8. Zero Crossing

The PGA gain comes from either the ALC block when it is enabled or from the PGA gain register setting when the ALC is disabled. Zero crossing detection may be enabled to cause PGA gain changes to occur only at an input zero crossing. Enabling zero crossing detection limits clicks and pops that may occur if the gain changes while the input signal has a high volume.

There are two zero crossing detection enables:

- Register ALCZC[8] address (0x21) is only relevant when the ALC is enabled.
- Register PGAZC[7] address (0x2D) is only relevant when the ALC is disabled.

If the zero crossing function is enabled (using either register) and SCLKEN[0] address (0x07) is asserted, the zero cross timeout function may take effect. If the zero crossing flag does not change polarity within 0.25 seconds of a PGA gain update (either via ALC update or PGA gain register update), then the gain will update. This backup system prevents the gain from locking up if the input signal has a small swing and a DC offset that prevents the zero crossing flag from toggling.



### 12.4. DAC DIGITAL FILTER BLOCK




Figure 15: DAC Digital Filter Path

The DAC digital block uses 24-bit signal processing to generate analog audio with a 16-bit digital sample stream input. This block consists of a sigma-delta modulator, high pass filter, digital gain/filters, de-emphasis, and analog mixers. The DAC coding scheme is in twos complement format and the full-scale output level is proportional to VDDA. With a 3.3V supply voltage, the full-scale output level is 1.0V<sub>RMS</sub>. The DAC is enabled by setting DACEN[0] address (0x03) bit HIGH.

Bit(s)	Addr	Parameter	Programmable Range
DACEN[0]	0x03	DAC enable	0 = Disable 1 = Enable
ADDAP[0]	0x05	Pass-through of ADC output data into DAC input	0 = Disable 1 = Enable
DACPL[0]	Ox0A	DAC Polarity	0 = No Inversion 1 = DAC Output Inverted
AUTOMT[2]		Auto Mute	0 = Disable 1 = Enable
DEEMP[5:4]		Sample Rate	32 kHz, 44.1 kHz, and 48 kHz
DACMT[6]		Soft Mute	0 = Disable 1 = Enable
DACGAIN[7:0]	0x0B	DAC Volume Control	Range: -127dB to 0dB @ 0.5dB increment, 00 hex is Muted
DACLIMATK[3:0]	. 0x18	DAC Limiter Attack	Range: 68us to 139ms
DACLIMDCY[7:4]		DAC Limiter Decay	Range: 544us to 1.1s
DACLIMEN[8]		DAC Limiter Enable	0 = Disable 1 = Enable
DACLIMBST[3:0]	- 0x19	DAC Limiter Volume Boost	Range: 0dB to +12dB @ 1dB increment
DACLIMTHL[6:4]		DAC Limiter Threshold	Range: -6dB to -1bB @ 1dB increment

Table 14: Registers associated with DAC Gain Control



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### 12.4.1. DAC Soft Mute

The NAU8811 also has a Soft Mute function, which gradually attenuates the volume of the digital signal to zero. When removed, the gain will ramp back up to the digital gain setting. This function is disabled by default. This feature provides a tool that is useful for using the DACs without introducing pop and click sounds. To play back an audio signal, it must first be disabled by setting the DACMT[6] address (0x0A) bit to LOW.

#### 12.4.2. DAC Auto Mute

The output of the DAC can be muted by the analog auto mute function. The auto mute function is enabled by setting AUTOMT[2] address (0x0A) to HIGH and applied to the DAC output when it sees 1024 consecutive zeros at its input. If at any time there is a non-zero sample value, the DAC will be un-muted, and the 1024 count will be reinitialized to zero.

### 12.4.3. DAC Sampling / Oversampling rate, Polarity, DAC Volume control and Digital Pass-through

The sampling rate of the DAC is determined entirely by the frequency of its input clock and the oversampling rate setting. The oversampling rate of the DAC can be changed to 64x or 128x. In the 128x oversampling mode it gives an improved audio performance at slightly higher power consumption. Because the additional supply current is only 1mA, in most applications the 128x oversampling is preferred for maximum audio performance.

The polarity of the DAC output signal can be changed as a feature sometimes useful in management of the audio phase. This feature can help minimize any audio processing that may be otherwise required as the data are passed to other stages in the system.

The effective output audio volume of the DAC can be changed using the digital volume control feature. This processes the output of the DAC to scale the output by the amount indicated in the volume register setting. Included is a "digital mute" value which will completely mute the signal output of the DAC. The digital volume setting can range from 0dB through -127dB in 0.5dB steps.

Digital audio pass-through allows the output of the ADC to be directly sent to the DAC as the input signal to the DAC for DAC output. In this mode of operation, the external digital audio signal for the DAC will be ignored. The pass-through function is useful for many test and application purposes, and the DAC output may be utilized in any way that is normally supported for the DAC analog output signals.

#### 12.4.4. Hi-Fi DAC De-Emphasis and Gain Control

The NAU8811 has Hi-Fi DAC gain control for signal conditioning. The level of attenuation for an eight-bit code X is given by:  $0.5 \times (X-255)$  dB for  $1 \le X \le 255$ ; MUTE for X = 0

It includes on-chip digital de-emphasis and is available for sample rates of 32 kHz, 44.1 kHz, and 48 kHz. The digital de-emphasis can be enabled by setting DEEMP[5:4] address (0x0A) bits depending on the input sample rate. The



de-emphasis feature is included to accommodate audio recordings that utilize 50/15 µs pre-emphasis equalization as a means of noise reduction. The DAC output can be inverted (phase inversion) by setting DACPL[1:0] address (0x0A) to HIGH, non-inverted output is set by default.

### 12.4.5. Digital DAC Output Peak Limiter

Output Peak-Limiters reduce the dynamic range by ensuring the signal will not exceed a certain threshold, while maximizing the RMS of the resulted audio signal, and minimizing audible distortions. NAU8811 has a digital output limiter function. The operation of this is shown in figure below. In this diagram the upper graph shows the envelope of the input/output signals and the lower graph shows the gain characteristic. The limiter has a programmable threshold, DACLIMTHL[6:4] address (0x19), which ranges from -1dB to -6dB in 1dB increments. The digital peak limiter seeks to keep the envelope of the output signal within the target threshold +/- 0.5dB. The attack and decay rates programmed in registers DACLIMATK[3:0] address (0x18) and DACLIMDCY[7:4] address (0x18) specify how fast the digital peak limiter decrease and increase the gain, respectively, in response to the envelope of the output signal falling outside of this range. In normal operation LIMBST=000 signals below this threshold are unaffected by the limiter.




Table 15: DAC Digital Limiter Control

#### 12.4.6. Volume Boost

The limiter has programmable upper gain, which boosts signals below the threshold to compress the dynamic range of the signal and increase its perceived loudness. This operates as an ALC function with limited boost capability. The volume boost is from 0dB to +12dB in 1dB steps, controlled by the DACLIMBST[3:0] register bits. The output limiter volume boost can also be used as a stand-alone digital gain boost when the limiter is disabled.



### 12.5. ANALOG OUTPUTS

The NAU8811 features two different types of outputs, a single-ended Headphone output (MOUT) and a differential speaker outputs (SPKOUT+ and SPKOUT-). The speaker amplifiers designed to drive a load differentially; a configuration referred to as Bridge-Tied Load (BTL).




Figure 16: Speaker and Headphone Analogue Outputs

### 12.5.1. Speaker Mixer Outputs

The speaker amplifiers are designed to drive a load differentially; a configuration referred to as Bridge-Tied Load (BTL). The differential speaker outputs can drive a single  $8\Omega$  speaker or two headphone loads of  $16\Omega$  or  $32\Omega$  or a line output. Driving the load differentially doubles the output voltage. The output of the speaker can be manipulated by changing attenuation and the volume (loudness of the output signal).

The output stage is powered by the speaker supply, VDDSPK, which are capable of driving up to  $1.5V_{RMS}$  signals (equivalent to  $3V_{RMS}$  into a BTL speaker). The speaker outputs can be controlled and can be muted individually. The output pins are at reference DC level when the output is muted.



Bit(s)	Addr	Parameter	Programmable Range
SPKMXEN[2]	0x03	Speaker Mixer enable	0 – Disabled 1 – Enabled
PSPKEN[5]	0x03	Speaker positive terminal enable	0 – Disabled 1 – Enabled
NSPKEN[6]	0x03	Speaker negative terminal enable	0 – Disabled 1 – Enabled
SPKATT[1]	0x28	Speaker output attenuation	0 - 0dB 110dB
SPKBST[2]	0x31	Speaker output Boost	0 – (1.0x VREF) Boost 1- (1.5 x VREF) Boost
SPKGAIN[5:0]	0x36	Speaker output Volume	Range: -57dB to +6dB @ 6dB increment
SPKMT[6]	0x36	Speaker output Mute	0 – Speaker Enabled 1 – Speaker Muted

Table 16: Speaker Output Controls

### 12.5.2. Headphone Mixer Output

The single ended output can drive headphone loads of  $16\Omega$  or  $32\Omega$  or a line output. The MOUT can be manipulated by changing attenuation and the volume (loudness of the output signal).

The output stage is powered by the speaker supply, VDDSPK, which are capable of driving up to 1.5V<sub>RMS</sub> signals. The Headphone output can be enabled for signal output or muted. The output pins are at reference DC level when the output is muted.

Parameter	W. W.
Parameter	
i arameter	Programmable Range
dphone mixer enable	0 – Disabled 1 – Enabled
dphone output enable	0 – Disabled 1 – Enabled
dphone output attenuation	0 - 0dB 110dB
dphone output boost	0 – (1.0x VREF) Boost 1- (1.5 x VREF) Boost
dphone Output Mute	0 – Headphone Enabled 1 – Headphone Muted
	adphone output enable adphone output attenuation adphone output boost

Table 17: Headphone Output Controls

emPowerAudio de la composição de la comp

#### 12.5.3. Unused Analog I/O




Figure 17: Tie-off Options for the Speaker and Headphone output Pins

In audio and voice systems, any time there is a sudden change in voltage to an audio signal, an audible pop or click sound may be the result. Systems that change inputs and output configurations dynamically, or which are required to manage low power operation, need special attention to possible pop and click situations. The NAU8811 includes many features which may be used to greatly reduce or eliminate pop and click sounds. The most common cause of a pop or click signal is a sudden change to an input or output voltage. This may happen in either a DC coupled system, or in an AC coupled system.

The strategy to control pops and clicks is similar for either a DC coupled system, or an AC coupled system. The case of the AC coupled system is the most common and the more difficult situation, and therefore, the AC coupled case will be the focus for this information section. When an input or output pin is being used, the DC level of that pin will be very close to half of the VDDA voltage that is present on the VREF pin. The only exception is that when outputs



are operated in the 5-Volt mode known as the 1.5X boost condition, then the DC level for those outputs will be equal to 1.5xVREF. In all cases, any input or output capacitors will become charged to the operating voltage of the used input or output pin. The goal to reduce pops and clicks is to insure that the charge voltage on these capacitors does not change suddenly at any time.

When an input or output is in a not-used operating condition, it is desirable to keep the DC voltage on that pin at the same voltage level as the DC level of the used operating condition. This is accomplished using special internal DC voltage sources that are at the required DC values. When an input or output is in the not-used condition, it is connected to the correct internal DC voltage as not to have a pop or click. This type of connection is known as a "tie-off" condition.

Two internal DC voltage sources are provided for making tie-off connections. One DC level is equal to the VREF voltage value, and the other DC level is equal to 1.5X the VREF value. All inputs are always tied off to the VREF voltage value. Outputs will automatically be tied to either the VREF voltage value or to the 1.5xVREF value, depending on the value of the "boost" control bit for that output. That is to say, when an output is set to the 1.5X gain condition, then that same output will automatically use the 1.5xVREF value for tie-off in the not-used condition. The input pullups are connected to IOBUFEN[2] address (0x01) buffer with a voltage source (VREF). The output pullups can be connected two different buffers depending on the voltage source. IOBUFEN[2] address (0x01) buffer is enabled if the voltage source is (VREF) and DCBUFEN[8] address (0x01) buffer is enabled if the voltage source is (1.5 x VREF). IOBUFEN[2] address (0x01) buffer is shared between input and output pins.

To conserve power, these internal voltage buffers may be enabled/disabled using control register settings. To better manage pops and clicks, there is a choice of impedance of the tie-off connection for unused outputs. The nominal values for this choice are  $1k\Omega$  and  $30k\Omega$ . The low impedance value will better maintain the desired DC level in the case when there is some leakage on the output capacitor or some DC resistance to ground at the NAU8811 output pin. A tradeoff in using the low-impedance value is primarily that output capacitors could change more suddenly during power-on and power-off changes.

Automatic internal logic determines whether an input or output pin is in the used or un-used condition. This logic function is always active. An output is determined to be in the un-used condition when it is in the disabled unpowered condition, as determined by the power management registers. An input is determined to be in the un-used condition when all internal switches connected to that input are in the "open" condition.

#### 12.6. CLOCKING BLOCK




Figure 18: Clock Select Circuit

The NAU8811 can be operated only in slave mode, which means that the frame sync (FS) and the bit clock (BCLK) must be provided from an external source. FS and BCLK manage the bit rate and sample rate for this data flow. The internal bit Clock (IBCLK = 256 x FS) directly determines the sample rate of the ADC and DAC. FS directly determine the sample for the digital audio interface. If FS and IBCLK are not phase locked, then the sample rate for the codec and digital audio interface will be different. This can cause distortion and inharmonic audible tones. It is therefore a requirement of the device that the Digital Audio Interface and data converters be operated synchronously, and that the FS and BCLK signals are all derived from a common reference frequency. If these two clocks signals are not synchronous, audio quality will be reduced.



#### 12.7. CONTROL INTERFACE

The NAU8811 features serial bus interfaces SPI that provide access to the control registers. NAU8811 provides two different SPI architecture which is compatible with other industry interfaces allowing operation on a simple 3-wire bus. Table below describes the selection of the architectures.

SPIEN[8] Bit (0x49)	Description
0.0	SPI Interface 16-bit
10011	SPI Interface 24-bit

Table 18: Control Interface Selection

The Serial Peripheral Interface (SPI) is one of the widely accepted communication interfaces implemented in Nuvoton's Audio CODEC portfolio. SPI is a software protocol allowing operation on a simple 3-wire bus where the data is transferred MSB first. NAU8811 has two different architectures a 16-bit write (default) and a 24-bit write. The SPI interface consists of a clock (SCLK), chip select (CSb), serial data input (SDIO) to configure all the internal register contents. SCLK is static, allowing the user to stop the clock and then start it again to resume operations where it left off.

The 16-bit write operation consists of 7-bits of control register address, and 9-bits of data. The 24-bit write operation consists of 8-bits of device address, 7-bits of control register address, and 9-bits of data. To set the SPI 24-bit Write set SPIEN[8] address (0x49) is set to "1". This bit must to set to "0" using the 24-bit architecture to go back to 16-bit write mode.

# 12.7.1. 16-bit Write Operation (default)

The default control interface architecture is SPI 16-bit. This interface architecture consists of 7-bits of control register address, and 9-bits of control register data. The write operation requires a valid control register address, then a valid 9-bit Data Byte and the finally to complete the transaction the CSb has to transition from LOW to HIGH to latch the last 9-bits (data).




Figure 19: Register write operation using a 16-bit SPI Interface



#### 12.7.2. 24-bit Write Operation

The 24-bit write operation is a three-byte operation. To start the operation the host controller transitions the CSb from HIGH to LOW. The host micro-controller sends valid device address, then a valid control register address following Data Byte. Finally the interface is terminated by toggling CSb pin from LOW to HIGH. The write operation will accept multiple 9-bit DATA blocks, which will be written in to sequential address beginning with the address, specified in the control register address. This is enabled by setting SPIEN[8] address (0x49) to "1". This bit must to set to "0" using the 24-bit architecture to go back to 16-bit write mode.




Figure 20: Register Write operation using a 24-bit SPI Interface

#### 12.7.3. Software Reset

The control registers can be reset to default conditions by writing any value to RST address (0x00), using any of the control interface modes. Writing valid data to any other register disables the reset, but all registers will need to be initiated again appropriate to the operation. See the applications section on powering NAU8811 up for information on avoiding pops and clicks after a software reset.



#### 12.8. DIGITAL AUDIO INTERFACES

NAU8811 is a Mono audio codec; supports standard audio interface which by definition has two separate channels Left and Right for data. In normal mode, NAU8811 receives mono data through the analog inputs and output digital data through the ADCOUT pin. Since NAU8811 is a mono device, it only output Left channel data. Although NAU8811 is a Mono device, it includes a special feature where Left channel data is copied to the Right channel. The resultant of this feature is stereo sound. This feature is implemented on to all the audio interfaces supported by NAU8811 and can be enabled by a register bit. The default audio format is I<sup>2</sup>S interface.

NAU8811 audio interface is designed to operate in the slave mode, which means bit clock, and the frame sync must be provided to the device externally. The digital interface is used to input digital data to the DAC, or output digital data from the ADC. The BCLK of the digital interface is provided from an external clock either from a crystal oscillator or from a microcontroller.

The NAU8811 uses ADCOUT, DACIN, FS, and BCLK pins to control the digital interface. Bit Bit[0] and Bit[8] of address (0x06) must be set to "0" during initialization routine of the system configuration.

The output state of the ADCOUT pin by default is pulled-low. Depending on the application, the output can be configured to be Hi-Z, pull-low, pull-high, Low or High. To configure the output, three different bits have to be set. First the output switched to the mask by setting PUDOEN[5] address (0x3C), then the mask has to be enabled be setting PUDPE[4] address (0x3C) and finally output state select pulled up or down by PUDPS[3] address (0x3C). Six different audio formats are supported by NAU8811 with MSB first and they are as follows.

AIFMT[4]	AIFMT[3]	PCMTSEN[8]	PCM Mode
0	0	0	Right Justified
0	1	0	Left Justified
1	0	0	l <sup>2</sup> S
1	11	0	PCM
1	1	100	PCM Time Slot

Table 19: Standard Interface modes

Addr	D8	D7	D6	D5 <	D4 D3 D2		D1	D0	Default		
0x04	BCLKP	FSP	WLEI	N[1:0]	AIFMT[1:0] DACPHS			ADCPHS	0	0x050	
0x06	0	X T	BCLKSEL[2	2:0]		0					
0x3B	TSLOT[8:0]								0x000		
0x3C	PCMTSEN	TRI	PCM8BIT	PUDOEN	PUDPE	PUDPS	LOUTR	PCMB	TSLOT[9:8]	0x000	

Table 20: Audio Interface Control Registers



# 12.8.1. Right Justified audio data

In right justified interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the HIGH frame sync. The MSB data is sampled first. The data is latched on the last rising edge of BCLK before frame sync transition (FS). The LSB is aligned with the falling edge of the frame sync signal (FS). Right justified format is selected by setting AIFMT[1:0] address (0x04) to "00" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.




Figure 21: Right Justified Audio Interface (Normal Mode)

NAU8811 features a special mode where the device outputs Left channel data to both Left and Right channels. This is accomplished by setting LOUTR[2] address (0x3C) to "1"




Figure 22: Right Justified Audio Interface (Special mode)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



# 12.8.2. Left Justified audio data

In Left justified interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the HIGH frame sync. The MSB data is sampled first and is available on the first rising edge of BCLK following a frame sync transition (FS). Left justified format is selected by setting AIFMT[1:0] address (0x04) to "01" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.




Figure 23: Left Justified Audio Interface (Normal Mode)




Figure 24: Left Justified Audio Interface (Special mode)



# 12.8.3. I<sup>2</sup>S audio data

In I<sup>2</sup>S interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. The MSB data is sampled first. The data is latched on the second rising edge of BCLK following a frame sync transition (FS). I<sup>2</sup>S format is selected by setting AIFMT[1:0] address (0x04) to "10" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.




Figure 25: 12S Audio Interface (Normal Mode)




Figure 26: 12S Audio Interface (Special mode)



#### 12.8.4. PCM audio data

In PCM interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. The MSB data is sampled first. The data is latched on the second rising edge of BCLK following a frame sync transition (FS). PCM format is selected by setting AIFMT[4:3] address (0x04) to "11" binary in conjunction with PCMTSEN[8] address (0x3C) set to LOW.

The digital data can be forced to appear on the right phase of the FS by setting ADCPHS[0] and DACPHS[1] address (0x04) bits to HIGH respectively. The starting point of the right phase data depends on the word length WLEN[6:5] address (0x04) after the frame sync transition (FS).




Figure 27: PCM Mode Audio Interface (Normal Mode)




Figure 28: PCM Mode Audio Interface (Special mode)



#### 12.8.5. PCM Time Slot audio data

In PCM Time-Slot interface (normal mode), the left channel serial audio data is synchronized with the frame sync. Left channel data is transferred during the LOW frame sync. The MSB data is sampled first. The starting point of the timeslot is controlled by a 10-bit byte TSLOT[9:0] address (0x3B and 0x3C). The data is latched on the first rising edge of BCLK following a frame sync transition (FS) providing PCM is in timeslot zero (TSLOT[9:0] = 000). PCM Time-Slot format is selected by setting AIFMT[4:3] address (0x04) to "11" binary in conjunction with PCMTSEN[8] address (0x3C) set to HIGH. The digital data can be forced to appear on the right phase of the FS by setting ADCPHS[0] and DACPHS[1] address (0x04) bits to HIGH respectively. The starting point of the right phase data depends on the word length WLEN[6:5] address (0x04) and timeslot assignment TSLOT[9:0] address (0x3B and 0x3C) after the frame sync transition (FS). DACIN will return to the bus condition either on the negative edge of BCLK during the LSB, or on the positive edge of BCLK following the LSB depending on the setting of TRI[7] address (0x3C). Tri-stating on the negative edge allows the transmission of data by multiple sources in adjacent timeslots without the risk of driver contention.




Figure 29: PCM Time Slot Mode (Time slot = 0) (Normal Mode)




Figure 30: PCM Time Slot Mode (Time slot = 0) (Special mode)



#### 12.8.6. Companding

Companding is used in digital communication systems to optimize signal-to-noise ratios with reduced data bit rates, and make use of non-linear algorithms. NAU8811 supports two different types of companding A-law and  $\mu$ -law on both transmit and receive sides. A-law algorithm is used in European communication systems and  $\mu$ -law algorithm is used by North America, Japan, and Australia. This feature is enabled by setting DACCM[4:3] address (0x05) or ADCCM[2:1] address (0x05) register bits. Companding converts 13 bits ( $\mu$ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The companded signal is an 8-bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits). As recommended by the G.711 standard (all 8-bits are inverted for  $\mu$ -law, all even data bits are inverted for A-law).

Setting CMB8[5] address 0x05 to 1 will cause the PCM interface to use 8-bit word length for data transfer, overriding the word length configuration setting in WLEN[6:5] address 0x04.

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x05	0	0	0	CMB8	DACCM[1:0]		ADCC	M[1:0]	ADDAP	0x000

Table 21: Companding Control

The following equations for data compression (as set out by ITU-T G.711 standard):

#### $\mu$ -law (where $\mu$ =255 for the U.S. and Japan):

$$F(x) = \ln(1 + \mu|x|) / \ln(1 + \mu)$$
  $-1 \le x \le 1$ 

#### A-law (where A=87.6 for Europe):

$$F(x) = A|x| / (1 + InA) \square$$
 for  $x \le 1/A$ 

$$F(x) = (1 + \ln A|x|) / (1 + \ln A) \square \text{ for } 1/A \le x \le 1$$



#### 12.9. POWER SUPPLY

This device has been designed to operate reliably using a wide range of power supply conditions and power-on/power-off sequences. There are no special requirements for the sequence or rate at which the various power supply pins change. Any supply can rise or fall at any time without harm to the device. However, pops and clicks may result from some sequences. Optimum handling of hardware and software power-on and power-off sequencing is described in more detail in the Power Up/Down Sequencing section of this document.

#### 12.9.1. Power-On Reset

The NAU8811 does not have an external reset pin. The device reset function is automatically generated internally when power supplies are too low for reliable operation. The internal reset is generated any time that either VDDA or VDDD is lower than is required for reliable maintenance of internal logic conditions. The threshold voltage for VDDA is approximately 1.52Vdc and the threshold voltage for VDDD is approximately 0.67Vdc. Note that these are much lower voltages than are required for normal operation of the chip. These values are mentioned here as general guidance as to overall system design.

If either VDDA or VDDD is below its respective threshold voltage, an internal reset condition may be asserted. During this time, all registers and controls are set to the hardware determined initial conditions. Software access during this time will be ignored, and any expected actions from software activity will be invalid.

When both VDDA and VDDD reach a value above their respective thresholds, an internal reset pulse is generated which extends the reset condition for an additional time. The duration of this extended reset time is approximately 50 microseconds, but not longer than 100 microseconds. The reset condition remains asserted during this time. If either VDDA or VDDD at any time becomes lower than its respective threshold voltage, a new reset condition will result. The reset condition will continue until both VDDA and VDDD again higher than their respective thresholds. After VDDA and VDDD are again both greater than their respective threshold voltage, a new reset pulse will be generated, which again will extend the reset condition for not longer than an additional 100 microseconds.

#### 12.9.2. Power Related Software Considerations

There is no direct way for software to determine that the device is actively held in a reset condition. If there is a possibility that software could be accessing the device sooner than 100 microseconds after the VDDA and VDDD supplies are valid, the reset condition can be determined indirectly. This is accomplished by writing a value to any register other than register 0x00, with that value being different than the power-on reset initial values. The optimum choice of register for this purpose may be dependent on the system design, and it is recommended the system engineer choose the register and register test bit for this purpose. After writing the value, software will then read back the same register. When the register test bit reads back as the new value, instead of the power-on reset initial value, software can reliably determine that the reset condition has ended.



Although it is not required, it is strongly recommended that a Software Reset command should be issued after poweron and after the power-on-reset condition is ended. This will help insure reliable operation under every power sequencing condition that could occur.

# 12.9.3. Power Up/Down Sequencing

Most audio products have issues during power up and power down in the form of pop and click noise. To avoid cuch issues the NAU8811 provides four different power supplies VDDA, VDDD and VDDSPK with separated grounds VSSA, VSSD and VSSSPK. The audio CODEC circuitry, the input amplifiers, output amplifiers and drivers, the audio ADC and DAC converters, and so on, can be powered up and down individually by software control via SPI interface. The zero cross function should be used when changing the volume in the PGAs to avoid any audible pops or clicks. There are two different modes of operation 5.0V and 3.3V mode. The recommended power-up and power-down sequences for both the modes are outlined as following.

	1700, 001.	Power Up					
Name	VDDSPK - 3.3V operation (Default)	VDDSPK - 5.0V operation					
	Analog – VDDA	Analog – VDDA					
Power supplies	Digital – VDDD	Digital – VDDD					
-11	Output driver - VDDSPK	Output driver – VDDSPK					
Mode	SPKBST[2] = 0	SPKBST[2] = 1					
iviode	MOUTBST = 0	MOUTBST = 1					
Power	REFIMP[1:0] as required (value of the REFIMP bits ba which is a combination of the the decoupling capacitor on \)	reference impedance and					
Management	ABIASEN[3] = 1 (enables the internal device bias for all analog blocks)						
	IOBUFEN[2] = 1 (enables the internal device bias buffer)						
Clock divider	BCLKSEL[7:5] if required	BCLKSEL[7:5] if required					
DAC ADC	DACEN[0] = 1	DACEN[0] = 1					
DAC, ADC	ADCEN[0] = 1	ADCEN[0] = 1					
Mixers	SPKMXEN[2]	SPKMXEN[2]					
wixers	MOUTMXEN[3]	MOUTMXEN[3]					
NI.	MOUTEN[7]	MOUTEN[7]					
Output stages	NSPKEN[6]	NSPKEN[6]					
DIATO	PSPKEN[5]	PSPKEN[5]					
Un-mute DAC	DACMT[6] = 0	DACMT[6] = 0					

Table 22: Power up sequence

Name	Power Down Both Cases
Mute DAC	DACMT[6] = 1
Power Management	PWRM1 = 0x000
OUT.CO	MOUTEN[7]
Output stages	NSPKEN[6]
1007.	PSPKEN[5]
. OUT.CO	Analog – VDDA
Power supplies	Digital – VDDD
11001.	Speaker Driver – VDDSPK

Table 23: Power down Sequence

#### 12.9.4. Reference Impedance (REFIMP) and Analog Bias

Before the device is functional or any of the individual analog blocks are enabled REFIMP[1:0] address (0x01) and ABIASEN[3] address (0x01) must be set. The REFIMP[1:0] bits control the resistor values ("R" in Figure3) that generates the mid supply reference, VREF. REFIMP[1:0] bits control the power up ramp rate in conjunction with the external decoupling capacitor. A small value of "R" allows fast ramp up of the mid supply reference and a large value of "R" provides higher PSRR of the mid supply reference.

The master analog biasing of the device is enabled by setting ABIASEN[3] address (0x01). This bit has to be set before for the device to function.

# 12.9.5. Power Saving

Saving power is one of the critical features in a semiconductor device specially ones used in the Bluetooth headsets and handheld device. NAU8811 has two oversampling rates 64x and 128x. The default mode of operation for the DAC and ADC is in 64x oversampling mode which is set by programming DACOS[3] address (0x0A) and ADCOS[3] address (0x0E) respectively to LOW. Power is saved by choosing 64x oversampling rate compared to 128x oversampling rate but slightly degrades the noise performance. To each lowest power possible after the device is functioning set ABIASEN[3] address (0x01) bit to LOW.

Addr	D8	D7	D6	D5	D4	D3	D2	D1 1	D0	Default
0x01	<b>DCBUFEN</b>	0	AUXEN	0		ABIASEN	<b>IOBUFEN</b>	REFIMP		0x000
0x0A	C		DACMT	DACMT DEEMP[1:0]			AUTOMT	0	DACPL	0x000
0x0E	HPFEN	HPFAM		HPF[2:0]			0		ADCPL	0x100
0x3A	LPIPBST	LPADC	LPSPKD	LPDAC	0	TRIM	REG	IB/	\DJ	0x000

Table 24: Registers associated with Power Saving



## 12.9.6. Estimated Supply Currents

NAU8811 can be programmed to enable or disable various analog blocks individually. The table below shows the amount of current consumed by certain analog blocks. Sample rate settings will vary current consumption of the VDDD supply. VDDD consumes approximately 4mA with VDDD = 1.8V and fs = 48kHz. Lower sampling rates will draw lower current.

BIT	Address	VDDA CURRENT
REFIMP[1:0]	Mo	10K => 300 uA 161k/595k < 100 uA
IOBUFEN[2]	0x01	100 uA
ABIASEN[3]	UXUT	300 uA
DCBUFEN[8]	1 CO	100 uA
ADCEN[0]	7.	x64 - ADCOS= 0 =>2.6 mA x128 - ADCOS= 1 =>4.9 mA
PGAEN[2]	0x02	200 uA
BSTEN[4]	noy.C	200 uA
DACEN[0]		X64 (DACOS=0)=>1.8 mA x128(DACOS=1)=>1.9 mA
SPKMXEN[2]	100	200 uA
MOUTMXEN[3]	002	200 uA
NSPKEN[6]	0x03	1 mA from VDDSPK + 200 uA (VDDA = 5V mode)
PSPKEN[5]	N. 2	1 mA from VDDSPK + 200 uA (VDDA = 5V mode)
MOUTEN[7]	1111.77	0.2

Table 25: Supply Current - VDDA 3.3V



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

# 13. REGISTER DESCRIPTION

	ister Iress	N.	1003				Register Bits	s					
DEC	HEX		D8	D7	D6	D5	D4	D3	D2	D1	D0	Defaul	
0	0	Software Reset	11.70	~<1 C	Olar.	RES	ET (SOFTW	ARE)	M.		CO		
			W 10	)0 r.	Mos	POWE	ER MANAGE	MENT	Wire	700,	- CC	W	
1	01	Power Management 1	DCBUFEN	0	AUXEN	0	0	ABIASEN	IMP	000			
2	02	Power Management 2		0	0 BSTE				PGAEN	0	ADCEN	000	
3	03	Power Management 3	0	MOUTEN	NSPKEN	PSPKEN	0	MOUTMXEN	SPKMXEN	0	DACEN	000	
1	N	1		1100	Y.C.	AU	IDIO CONTR	OL	W	-311	00 x.		
4	04	Audio Interface	BCLKP	FSP	WLE	N[1:0]	AIFN	/IT[1:0]	DACPHS	ADCPHS	0	050	
5	05	Companding	-41		N P	COM	DAC	CM[1:0]	ADCC	CM[1:0]	ADDAP	000	
6	06	Clock Control 1	0	-11	BCLKSEL[2:0	)]	TIV		0		100	040	
7	07	Clock Control 2	TNY	MAIN	0	$CO_{1}$		N	SMPLR[2:0]		SCLKEN	000	
10	0A	DAC CTRL	C		DACMT DEEMP[1:0]				DACOS AUTOMT 0 D				
11	0В	DAC Volume	0		DACGAIN							0FF	
14	0E	ADC CTRL	HPFEN	HPFAM	HPFAM HPF[2:0]					0	ADCPL	100	
15	0F	ADC Volume	0	-71	ADC						WW	0FF	
		MIN		111		DIGITAL TO	ANALOG (D	AC) LIMITER			-1	131	
24	18	DAC Limiter 1	DACLIMEN		DACLIM	DCY[3:0]	Co.		DACLIM	ATK[3:0]		032	
25	19	DAC Limiter 2	0	0	D	ACLIMTHL[2:	:0]	DACLIMBST[3:0]					
X		TIM		W		110N	OTCH FILTE	R			N.		
27	1B	Notch Filter 1	NFCU	NFCEN	M	40	NY.	NFCA0[13:7]				000	
28	1C	Notch Filter 2	NFCU	0	111	M.To		NFCA0[6:0]			11	000	
29	1D	Notch Filter 3	NFCU	0		-TVV.3	00 1.	NFCA1[13:7]		. 4		000	
30	1E	Notch Filter 4	NFCU	0			1003	NFCA1[6:0]				000	
.7	U	~1 COM	- XXI		11	A	LC CONTRO	DL7 CO	Mar	W			
32	20	ALC CTRL 1	ALCEN	0	0	A	LCMXGAIN[	2:0]	A •	LCMNGAIN[2	:0]	038	
33	21	ALC CTRL 2	ALCZC		ALCHT[3:0]				ALCS	SL[3:0]		00B	
34	22	ALC CTRL 3	ALCM		ALCD	CY[3:0]	11.5	avi.	ALCA	TK[3:0]		032	
35	23	Noise Gate	$OM_{ij}$	-7	0	7	NIW.	ALCNEN	COV	ALCNTH[2:0]	<u> </u>	000	
N	4 7	1007.0		TW		INPUT, OUT	PUT & MIXE	R CONTROL		(T.M			
40	28	Attenuation CTRL	$CO_{D_{1}}$		C	)	WW	~ ~ ~	MOUTATT	SPKATT	0	000	



DEC	HEX		D8	D7	D6	D5	D4	D3	D2	D1	D0	Defaul
44	2C	Input CTRL		V.CC	0			AUXM	AUXPGA	NMICPGA	PMICPGA	003
45	2D	PGA Gain	0	PGAZC	PGAMT	_ 1		PGAG	AIN[5:0]		COL	010
47	2F	ADC Boost	PGABST	0	P	MICBSTGAI	N	0		AUXBSTGAIN	i	100
49	31	Output CTRL		on Y.	0			MOUTBST	SPKBST	TSEN	AOUTIMP	002
50	32	Mixer CTRL	WW.	0	$CO_{J}$	AUXSPK	XI	0		BYPSPK	DACSPK	001
54	36	SPKOUT Volume	0	SPKZC	SPKMT	MIL		SPKG	AIN[5:0]	W.10	U	039
56	38	MONO Mixer Control	(	- 400	моитмхмт	-17	0		AUXMOUT	BYPMOUT	DACMOUT	001
7	-1		- 11 N	N.To.	ast C	LO	W POWER B	ITS		MM		C'
58	ЗА	Power Management 4	LPIPBST	LPADC	LPSPKD	LPDAC	0	TRIN	MREG	IBA	ADJ	000
K		N	W	РСМ	TIME SLOT	CONTROL &	ADCOUT IM	PEDANCE O	PTION CONT	ROL	1 100	7.
59	3B	Time Slot	- 1	MW.		$CO_L$	TSLOT[8:0]	N			N • -	000
60	3C	ADCOUT Drive	PCMTSEN	TRI	PCM8BIT	PUDOEN	PUDPE	PUDPS	LOUTR	РСМВ	TSLOT[9:8]	020
7	~ N	TN	V		1100	Y	REGISTER ID			4	-XXI 1	00
65	41	Reserved	1	0	0	-1 C	0	0	1	0	0	124
69	45	High Voltage CTRL		C	W.10	7 (	MOUTMT	0	HVOPU	0	HVOP	001
70	46	ALC Enhancements 1	ALCTBLSEL	ALCPKSEL	ALCNGSEL	00x.	.01	(.7.1)	0		-13	000
71	47	ALC Enhancements 2	PKLIMEN	0	11100	1	C <sub>1</sub>	1	0	0	1	039
73	49	Additional IF CTRL	SPIEN	FSERR	VAL[1:0]	FSERFLSH	FSERRENA	NFDLY	DACINMT	0	0	000
75	4B	Power/Tie-off CTRL			0	1100	7.	$\sim$ 1.7	MANVREFH	MANVREFM	MANVREFL	000
79	4F	Output tie-off CTRL	MANOUTEN	SBUFH	SBUFL	SNSPK	SPSPK	SMOUT	0	0	0	000



#### 13.1. SOFTWARE RESET

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	
0x00	-1	RESET (SOFTWARE)									

This is device Reset register. Performing a write instruction to this register with any data will reset all the bits in the register map to default.

# 13.2. POWER MANAGEMENT REGISTERS

#### 13.2.1. Power Management 1

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x01	DCBUFEN	0	AUXEN	0	0	ABIASEN	IOBUFEN	REFIN	/IP[1:0]	0x000

Name	Buffer for DC level shifting Enable	AUX input buffer enable	Analogue amplifier bias control	Unused input/output tie off buffer enable		
Bit	DCBUFEN[8]	AUXEN[6]	ABIASEN[3]	IOBUFEN[2]		
0	Disable	Disable	Disable	Disable		
	Disable	Disable	Disable	Disable		

The DCBUFEN[8] address (0x01) is a dedicated buffer for DC level shifting output stages when in 1.5x gain boost configuration. There are three different reference impedance selections to choose from as follows:

IMPE	VREF REFERENCE IMPEDANCE SELECTION ("R" refers to "R" as shown in Figure3)								
REFIMP[1]	REFIMP[0]	Mode							
0	0 0	Disable							
0	1	$R = 80 \text{ k}\Omega$							
1	0	$R = 300 \text{ k}\Omega$							
1	1	$R = 3 k\Omega$							



#### 13.2.2. Power Management 2

Addr	D8	D7		D6	D5	D4	D3	D2	D1	D0	Default	
0x02	0	0	MA >	0	0	BSTEN	0	PGAEN	0	ADCEN	0x000	
							-		1			
			Name		out Boost Enable	MIC(+ PGA En		ADC Enable	W.			
			Bit	В	STEN[4]	PGAEN	N[2]	ADCEN[0]				
			0	Sta	ge Disable	Disab	le	Disable				

Name	Input Boost Enable	MIC(+/-) PGA Enable	ADC Enable
Bit	BSTEN[4]	PGAEN[2]	ADCEN[0]
0	Stage Disable	Disable	Disable
11	Stage Enable	Enable	Enable

#### 13.2.3. Power Management 3

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x03	0	MOUTEN	NSPKEN	PSPKEN	0	MOUTMXEN	SPKMXEN	0	DACEN	0x000

Name	MOUT Enable	SPKOUT- Enable	SPKOUT+ Enable	Headphone Mixer Enable	Speaker Mixer Enable	DAC Enable
Bit	MOUTEN[7]	NSPKEN[6]	PSPKEN[5]	MOUTMXEN[3]	SPKMXEN[2]	DACEN[0]
0	Disable	Disable	Disable	Disable	Disable	Disable
1, 1	Enable	Enable	Enable	Enable	Enable	Enable

#### 13.3. AUDIO CONTROL REGISTERS

# 13.3.1. Audio Interface Control

	Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
١	0x04	BCLKP	FSP	WLE	N[1:0]	AIFM	T[1:0]	DACPHS	ADCPHS	0	0x050

The following table explains the PCM control register bits.

Name	BCLK Polarity	Frame Clock Polarity	DAC Data 'right' or 'left' phases of FRAME clock	ADC Data 'right' or 'left' phases of FRAME clock	
Bit	BCLKP[8]	FSP[7]	DACPHS[2]	ADCPHS[1]	
0	Normal	Normal	DAC data appear in 'left' phase of FRAME	ADC data appear in 'left' phase of FRAME	
101X	Inverted	Inverted	DAC data appears in 'right' phase of FRAME	ADC data appears in 'right' phase of FRAME	

There are three different CODEC modes to choose from as follows:



	ction	Length Selec	Word
7.	Bits	WLEN[0]	WLEN[1]
M	16	0	0
7	20	1	0
1	24	0	1
	32	1	- 1 N

Aud	dio Data Form	nat Select
AIFMT[1]	AIFMT[0]	Format
0	0	Right Justified
0	1	Left Justified
1	0	l <sup>2</sup> S
1	1	PCM A
	<b>*</b>	
Da	D2 D	1 00

#### 13.3.2. Audio Interface Companding Control

	Location		Dit Doo	on paron		J. Dit ita		0	1	0 -	
	Bit		Bit Des	cription		Bit Na	me	Bit	Value	1100	
UXUS	0	0		1	ON	10[1.0]	ADO	Sivi[1.0]	ADDAF	0.000	COM.
0x05	0	0	0	-07	DACC	M[1:0]	۸۵۲	CM[1:0]	ADDAP	0x000	
Addı	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	

	TOP				
Bit	Bit Description	Bit Name	Bit		
Location		T	0	1	
0	Connect ADC output to DAC input internally. In this mode, the DAC data cannot be seen at the DACIN pin of the device	ADDAP	Disable	Enable	
IN	DAC Companding Selection	ADC Com	panding Select	WWW	
	DACCM[1] DACCM[0] Mode	ADCCM[1] A	DCCM[0] M	ode	

$00_{J}$ . $COM_{JJ}$	DAC Co	mpanding Sel	ection	00 1
100Y.CO.T.TV	DACCM[1]	DACCM[0]	Me	ode
· TO COMP.	0	0	Disa	abled
	0	1	Res	erved
A. COL	1	0	μ-l	Law
XI 100 . OM.	1	1	A-	Law
A CONTRACTOR				
MM.TooX.COM				data inpu y to ADC
MIN.In		ADDAP	[0]	
11007.0		0		Normal C

ADC C	Companding S	elect
ADCCM[1]	ADCCM[0]	Mode
0	0	Disabled
0	1	Reserved
1	0	μ-Law
1	1	A-Law

	io data input option to route ttly to ADC data stream
ADDAP[0]	Mode
0	Normal Operation
1	ADC output data stream routed to DAC input data path

WWW.100Y.



#### 13.3.3. Clock Control Register

	13.3.3.	Clock Contr	rol Register	TW		WW		oy.C		IN
Addr	D8	D7	D6	D5 C	04 D3	D2	D1	D0	Default	
0x06	0	В	CLKSEL[2:0]	11-	0	0	0	0	0x040	
			00Y.	Analog Clo	ck Selection		WW			
			BCLKSEL [7]	BCLKSEL [6]	BCLKSEL [5]	Mode	MW			
			100	0	0	÷ 1	1			

0	BCLKSEL[2:0]	C C	0	0
M	1001.00	TIME		
	• 1 C	Analog Cloc	k Selection	
	BCLKSEL [7]	BCLKSEL [6]	BCLKSEL [5]	Mode
	100	0	0	÷ 1
	0	0	1	÷ 1.5
	0	1	0	÷ 2
	0	1.4	1	÷ 3
	1100	0	0	÷ 4
	1	0	1	÷6
	111	1	0	÷ 8
	1	1	1	÷ 12

Name Bit	Source of Internal Clock  CLKM[8]
0	BCLK Pin
1	Disable

WWW.100Y.COM.TW



#### 13.3.4. Audio Sample Rate Control Register

udio Sam <sub>l</sub>	ple Rate Cont	rol Register					
D7	D6	D5	D4 D3	D2	D1	D0	Default
0	0	0	0	SMPLR[2:0]		0	0x000
3.4. A  D8  0	D8 D7	D8 D7 D6	D8 D7 D6 D5	D8 D7 D6 D5 D4 D3	D8 D7 D6 D5 D4 D3 D2	D8 D7 D6 D5 D4 D3 D2 D1	D8 D7 D6 D5 D4 D3 D2 D1 D0
	D7	D7 D6	D7 D6 D5		D7 D6 D5 D4 D3 D2	D7 D6 D5 D4 D3 D2 D1	D7 D6 D5 D4 D3 D2 D1 D0

$100 \lambda$	Sample R	ate Selection	
SMPLR[3]	SMPLR[2]	SMPLR[1]	Mode (Hz)
1 (0)	0	0	48 k
0	7 (0)	1	32 k
0	1	0	24 k
0	1	1	16 k
1	0	0	12 k
1	0	1 1	8 k
1	1 _	0	Reserved
1	1	1 . 1	Reserved

# oy.COM.TW 13.3.5. **DAC Control Register**

				1	1	1	F	Reserved			
	13.3.5	. DAC	Contr	ol Register							
Addr	D8	3	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0A	0		0	DACMT	DEEM	P[1:0]	DACOS	AUTOMT	0	DACPL	0x000
	. 1	<b>T</b>		- 1		.vo	$CO_{J_{i}}$	1.	I	<u> </u>	
		Name	Soft	Mute Enable	Over Sa	mple Rate	Auto Mu	te enable	Polarity I	Invert	
	7.	Bit	D	ACMT[6]	DAC	cos[3]	AUTO	OMT[2]	DACPL	L[0]	
	A A	1.			-4	34v	. (				

Name	Soft Mute Enable	Over Sample Rate	Auto Mute enable	Polarity Invert
Bit	DACMT[6]	DACOS[3]	AUTOMT[2]	DACPL[0]
0	Disable	64x (Lowest power)	Disable	Normal
1	Enable	128x (best SNR)	Enable	DAC Output Inverted
	\\ -\\	1	JU SI CON	I. I
		De-emphasis	3	
	DEEMP[5	DEEMP[4]	Mode	
	0	0	No de-emphasis	M
		4.50	20111	7 - 7

		De-empha	
D	EEMP[5]	DEEMP[4]	Mode
	0	0	No de-emphasis
JIVE	0	1	32kHz sample rate
	1	0	44.1kHz sample rate
	1	1	48kHz sample rate



# 13.3.6. DAC Gain Control Register

Addr	D8	D7	D6	D:		D4	D3	D2	D1	D0	Default	
0x0B	0	N 10	y			DAC	GAIN			. 1	0x0FF	
			JU -	7 CO	DAG	C Gain		<u> </u>	W.			
			1002	DAC	DAG GAIN[7:			Mode	(dB)			

-100	Too				•	DAC	GAIN			. 1	0x0Fl
			J C	$O_{L}$	DAC	C Gain					
	x 1		C	ACGA	AIN[7:0	0]			Mode (dB)		
	В7	В6	B5	В4	В3	B2	B1	В0	wode (db)		
	0	0	0	0	0	0	0	0	Digital Mute		
	0	0	0	0	0	0	0	1	-127.0		
	0	0	0	0	0	0	1	0	-126.5		
	_ 1	DAC	Gain F	Range	-127dl	3 to 0c	B @ C	.5 incr	ements		
	1	1	1	1	1	1	1	0	-0.5		
	1	1	.1	1	, 1	1	1	1	0.0		

## 13.3.7. ADC Control Register

			D/10 C	Jani Rango	127 ab to 0	7GD @ 0.0 III	oronnonto	-7		
		1	1	1 1	1 1	1 0	-0.5			
		1	1	1 1	1 1	1 1	0.0			
	13.3.7. A	DC Contro	l Registe	er						
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0E	HPFEN	HPFAM		HPF[2:0]	OX.	ADCOS	0	0	ADCPL	0x100

Name	High Pass Filter Enable	Audio or Application Mode	Over Sample Rate	ADC Polarity
Bit	HPFEN[8]	HPFAM[7]	ADCOS[3]	ADCPL[0]
0	Disable	Audio (1 <sup>st</sup> order, fc ~ 3.7 kHz)	64x (Lowest power)	Normal
1	Enable	Application (2 <sup>nd</sup> order, fc = HPF)	128x (best SNR)	Inverted

-111001		gh Pass Fil	ter				fs	(kHz)				
	HPF[6]	HPF[5]	HPF[4]		MPLR=101 MPLR=100	1.10		MPLR=0′ MPLR=0′			MPLR=0 MPLR=0	
111,100	B2	B1	В0	8	11.025	12	16	22.05	24	32	44.1	48
111	0	0	0	82	113	122	82	113	122	82	113	122
TAN W. LO	0	0	1	102	141	153	102	141	153	102	141	153
	0	1	0	131	180	156	131	180	156	131	180	156
	0		1	163	225	245	163	225	245	163	225	245
	1 1	0	0	204	281	306	204	281	306	204	281	306
	1	7 0	1	261	360	392	261	360	392	261	360	392
	1110	1	0	327	450	490	327	450	490	327	450	490
	1	d	1	408	563	612	408	563	612	408	563	612

# 13.3.8. ADC Gain Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x0F	0	W 10			ADC	SAIN				0x0FF

10	U		01	ADC	C Gain			- N '
		Δ	DCGA	IN[7:0	)]			Mode (dB)
B7	В6	B5	B4	В3	B2	B1	В0	Mode (db)
0	0	0	0	0	0	0	0	Unused
0	0	0	0	0	0	0	1	-127.0
0	0	0	0	0	0	1	0	-126.5
	ADC	Gain F	Range	-127dl	3 to 00	dB @ 0	).5 incr	ements
1	1	1	17	1	1	1	0	-0.5
1	1	. 4 (	1	1	1	1	1	0.0

# 13.4. DIGITAL TO ANALOG CONVERTER (DAC) LIMITER REGISTERS

Addı	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x18	DACLIMEN		DACLIM	DCY[3:0]	Y.	-7/	DACLIMA	ATK[3:0]		0x032
0x19	0	0	DA	CLIMTHL[2	2:0]	Ohr	DACLIME	3ST[3:0]	- 1	0x000

DAC Limiter Decay time (per 6dB gain change) for 44.1 kHz sampling. Note that these will scale with sample rate

7.0	DACLII	MDCY[3:0]					
В3	B2	B1	В0	Decay Time			
0	0	0	0	544.0 us			
0	0	0	<sub>1</sub> 1	1.1 ms			
0	0	1	0	2.2 ms			
0	0	1	1	4.4 ms			
<b>(0)</b>	1	0	0	8.7 ms			
0	- / <b>1</b>	0	1	17.4 ms			
(10)	1	11.	0	35.0 ms			
0	1	1	1	69.6 ms			
11	0	0	0	139.0 ms			
1	0	0	1	278.5 ms			
1	0	101	0	557.0 ms			
1	0	1	1				
	1700	То		1.1 s			
1	1	1	1				

DAC Limiter Attack time (per 6dB gain change) for 44.1 kHz sampling. Note that these will scale with sample rate

	DACLIM	ATK[3:0]		
В3	B2	B1	В0	Attack Time
0	0	0	0	68 us
0	0	0	1	136 us
0	0	1	0	272 us
0	0	1	1	544 us
0	1	0	0	1.1 ms
0	1	0	1	2.2 ms
0	1	1	0	4.4 ms
0	1.	1	1	8.7 ms
1	0	0	0	17.4 ms
1	0	0	1	35 ms
1	0	1	0	69.6 ms
1	0	1	1	
	Ţ	0		139 ms
1	. 100	1	1	

D	ACLIMTHL[3:0	0]	Threshold
B2	B1	В0	(dB)
0	0	0	-1
0	0	1	-2
0	1	0	-3
0	1	1	-4
1	0	0	-5
1	0	1	1 C
	To	- 1 1	-6
1	1	1	C

DAC	Digital Limiter
Bit	DACLIMEN[8]
0	Disabled
1	Enabled

Boost		IBST[3:0]	DACLIN	
(dB)	В0	B1	B2	В3
0	0	0	0	0
+1	1	0	0	0
+2	0	1	0	0
+3	1	1	0	0
+4	0	0	1	0
+5	1	0	1	0
+6	0	1	1	0
+7	1	-1	1	0
+8	0	0	0	1
+9	1	0	0	1
+10	0	1	0	1
+11	1	1	0	1
+12	0	0	1	1
- 111	1	0	1	1
Reserved	-41XI	Го		
- 11	1	1	1	_1 _ 1

# 13.5. NOTCH FILTER REGISTERS

Addr	D8	D7	D6	D5	D4 D3	D2 D1	D0 <	Default
0x1B	NFCU	NFCEN		- 11	NFCA0[13:7]			0x000
0x1C	NFCU	0			NFCA0[6:0]			0x000
0x1D	NFCU	0		- 77.7	NFCA1[13:7]	10		0x000
0x1E	NFCU	0			NFCA1[6:0]			0x000

The Notch Filter is enabled by setting NFCEN[7] address (0x1B) bit to HIGH. The coefficients,  $A_0$  and  $A_1$ , should be converted to 2's complement numbers to determine the register values.  $A_0$  and  $A_1$  are represented by the register bits NFCA0[13:0] and NFCA1[13:0]. Since there are four register of coefficients, a Notch Filter Update bit is provided so that the coefficients can be updated simultaneously. NFCU[8] is provided in all registers of the Notch Filter coefficients but only one bit needs to be toggled for LOW - HIGH - LOW for an update. If any of the NFCU[8] bits are left HIGH then the Notch Filter coefficients will continuously update. An example of how to calculate is provided in the Notch Filter section.



MIN	1100Y.C	MTW	111111111111111111111111111111111111111	T.MOY.
Name	A <sub>0</sub>	A <sub>1</sub>	Notation	Register Value (DEC)
Coefficient	$\frac{1-\tan\left(\frac{2\pi f_b}{2f_s}\right)}{1+\tan\left(\frac{2\pi f_b}{2f_s}\right)}$	$- \left(1 + A_0\right) x \cos\left(\frac{2\pi f_c}{f_s}\right)$	$f_c$ = center frequency (Hz) $f_b$ = -3dB bandwidth (Hz) $f_s$ = sample frequency (Hz)	NFCA0 = $-A_0 \times 2^{13}$ NFCA1 = $-A_1 \times 2^{12}$ (then convert to 2's complement)

# 13.6. AUTOMATIC LEVEL CONTROL 1 REGISTER

# 13.6.1. ALC1 REGISTER

		13.6.1. A	LC1 REGIS	STER							
1	Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
	0x20	ALCEN	0	0	ALC	MXGAIN[	2:0]	ALC	MNGAIN[2	2:0]	0x038

	М	aximum (	Gain (
ALC	MXGAI	N[2:0]	Mode
B2	B1	В0	Wode
0	0	0	-6.75dB
0	0	1	-0.75dB
0	1	0	+5.25dB
0	1	1	+11.25dB
1	0	0	+17.25dB
 1	0	1	+23.25dB
1	1	0	+29.25dB
1	_1	1	+35.25dB

	Mini	mum Ga	in
ALCI	INGAIN	I[2:0]	Mode
B2	B1	В0	Wode
0	0	0	-12dB
0	0	1	-6dB
0	1	0	0dB
0	1	1	+6dB
1	0	0	+12dB
1	0	1	+18dB
1	11	0	+24dB
1	1	1	+30dB

Name		ALC Enable
Bit		ALCEN[8]
0	Disabled	(PGA gain set by PGAGAIN register bits)
1	Enabled	(ALC controls PGA gain)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.CO

#### 13.6.2. ALC2 REGISTER

	13.6.2. A	LC2 REGIS								
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x21	ALCZC	10	ALCH	T[3:0]	1		ALCS	L[3:0]	-1	0x00B

ALC HOLD TIME before gain is increased.  ALCHT[3:0] ALC Hold									
B7	В6	B5	В4	Time (sec					
0	0	0	0	<0					
0	0	0	1	2 ms					
1	0	0	1	512 ms					
/11	] 0 Т	0	0	1 s					
	1	1 1	1	KV 100					

	ALCSI	_[3:0]		0x00B			
ALC	TARGET -	- sets signa	al level at	ADC input			
ſ	ALCSL[3:0] ALC Targ						
В3	B2	B1	В0	Level (dB)			
0	0 -	0	0	-28.5 fs			
0	0	0	1	-27 fs			
<u> </u>	ALC 28.5dB to	Target Lev -6dB @ 1.5					
1	1	0	0	-10.5 fs			
1	1 1	0	1	-9 fs			
1	1	1	0	-7.5 fs			
1	11	1	1	-6 fs			

Name	ALC Zero Crossing Detect
Bit	ALCZC[8]
0	Disabled
1	Enabled

WWW.100Y.COM.

W.100Y.COM.TW It is recommended that zero crossing should not be used in conjunction with the ALC or Limiter functions N. 100 X

#### 13.6.3. ALC3 REGISTER

		-1XN . 1			C DECAY T			~ T T T * •		- ( \ )
0x22	ALCM	$\sqrt{10}$	ALC	DCY[3:0]			ALCAT	K[3:0]		0x032
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default

	-41			ast CU	ALC DECA	Y TIME			
	ALCD	CY[3:0]	110	ALCM = 0 (Normal Mode)			ALCM = 1 (Limiter Mode)		
В3	B2	B1	В0	Per Step	Per 6dB	90% of Range	Per Step	Per 6dB	90% of Range
0	0	0	0	500 us	4 ms	28.78 ms	125 us	1 ms	7.2 ms
0	0	0	1	1 ms	8 ms	57.56 ms	250 us	2 ms	14.4 ms
0	0	1	0	2 ms	16 ms	115 ms	500 us	4 ms	28.8 ms
			_1	Time do	oubles with	every increm	ent		11. N. 1
1	0	0	0	128 ms	1 s	7.37 s	32 ms	256 ms	1.8 s
1	0	0	1	256 ms	2 s	14.7 s	64 ms	512 ms	3.7 s
1	0	1	0	1					
	Т	·o		512 ms	4 s	29.5 s	128 ms	1 s	7.37 s
1	1	1	1						

	ALCA	TK[3:0]	1	ALCM	= 0 (Normal		ALCM	= 1 (Limiter	
В3	B2	B1	В0	Per Step	Per 6dB	90% of Range	Per Step	Per 6dB	90% of Range
0	0	0	0	125 us	1 ms	7.2 ms	31 us	248 us	1.8 ms
0	0	0	1	250 us	2 ms	14.4 ms	62 us	496 us	3.6 ms
0	0	1	0	500 us	4 ms	28.85 ms	124 us	992 us	7.15 ms
	- 1			Time do	oubles with	every increm	nent		
1	0	0	0	26.5 ms	256 ms	1.53 s	7.9 ms	63.2 ms	455.8 ms
1	0	0	1	53 ms	512 ms	3.06 s	15.87 ms	127 ms	916 ms
1	0	1	0	120 ms	1 s	7 90 6	21.7ms	254 ms	1 02 0
1	1	0 1	1	128 ms	18	7.89 s	31.7ms	254 IIIS	1.83 s
VIC				1.0		400	Y.V.		



#### 13.7. NOISE GAIN CONTROL REGISTER

13.7	NOISE G	AIN CONT	ROL REG	ISTER						
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x23	0	0	0	0	0	ALCNEN	F	ALCNTH[2:	:0]	0x000
		-1	001		TI					
		Nois	se Gate Er			Noise Ga		old		
		Bit	ALCN	ENI31		ALCNTH[2:0	1    1			
		Bit	ALON		17.			Mode		

Bit	ALCNEN[3]
0	Disabled
1	Enabled

Nois	se Gate Enable	-WV	Noise	Gate Th	reshold
Bit	ALCNEN[3]	AL	CNTH	[2:0]	Mode
0	Disabled	B2	B1	В0	Wode
1	Enabled	0	0	0	-39 dB
	100 Y.	0	0	1	-45 dB
		0	1	0	-51 dB
		0	1	1	-57 dB
			0	0	-63 dB
		1	0	1	-69 dB
			1	0	-75 dB
		1	1	1	-81 dB
		V.CO			I.

#### 13.8. INPUT, OUTPUT, AND MIXERS CONTROL REGISTER

# 13.8.1. Attenuation Control Register

	13.8.1.	Attenua	tion Cont	rol Regist	er					
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x28	0	0	0	0	0	0	MOUTATT	SPKATT	0	0x000

	Attenua	tion Control
Name	input boost stage)	or bypass path (output of to speaker mixer and e mixer input
Bit	MOUTATT[2]	SPKATT[1]
0	0 dB	0 dB
1	-10 dB	-10 dB
I.TW	MAL	W.100Y.CON



# 13.8.2. Input Signal Control Register

		13.8.2. I	nput Signa	l Control	Register							
٠	Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	
	0x2C	0	0	0	0	0	AUXM	AUXPGA	NMICPGA	PMICPGA	0x003	

WT		Auxiliary Input mode	AUX amplifier output to input PGA signal source	MICN to input PGA negative terminal	Input PGA amplifier positive terminal to MIC+ or VREF
	Bit	AUXM[3]	AUXPGA[2]	NMICPGA[1]	PMICPGA[0]
	0	Inverting Buffer	AUX not connected to input PGA	MICN not connected to input PGA	Input PGA Positive terminal to VREF
VII.	1	Mixer (Internal Resistor bypassed)	AUX to input PGA Negative terminal	MICN to input PGA Negative terminal.	Input PGA Positive terminal to MICP through variable resistor

# 13.8.3. PGA Gain Control Register

13.8.3. PGA Gain Control Register	DIMI	XXI	11	-51	VV			$C_{(O)}$				ANN TOO			
Adds D0 D7 D0 D5 D4 D0 D4 D0 D6ford			13.8.3.	PGA Gain C	ontrol	Regis	ster								
Add   D6   D7   D6   D5   D4   D3   D2   D1   D0   Deladi		Addr	D8	D7	De	5	D5	D4	OD	D3	D2	D1	D0	Default	
0x2D         0         PGAZC         PGAMT         PGAGAIN[5:0]         0x010		0x2D	0	PGAZC	PGA	MT	100	7.		PGAGA	AIN[5:0]			0x010	
										Dive		_			
Programmable Gain Amplifier Gain PGAGAIN[5:0]					B5	B4	В3	B2	B1	В0	Gain				
PGAGAIN[5:0]					0	0	0	0	0	0	-12.00 dB				

	Pro	gramma	able Ga	in Ampli	fier Gai	n
		PGAGA	AIN[5:0]	7 (1	) IN -	
B5	B4	B3	B2	B1	В0	Gain
0	0	0	0	0	0	-12.00 dB
0	0	0	0	0	_1	-11.25 dB
0	0	0	0	1	0	-10.50 dB
:::	:::	::: <	1:::	JV:::	ж	:::
0	0	1	1	1	1	-0.75 dB
0	1	0	0	0	0	0 dB
0	1	0	0	0	1	+0.75 dB
F	PGA Gai	n Rang	e -12dE incren		.25dB	@ 0.75
:::	:::	:::	::: \	N ;;;!\	:::	_ iii ) }
1	1	1	1	0	1	33.75
1	1	1	1	1	0	34.50
1	1	1	1	1	1	35.25

				1					
		1	1	1	1	0	1	33.75	
		1	1	1	1	1	0	34.50	
		1	1	1	1	1	1	35.25	
$\mathbf{n}_{\mathbf{r}}$ .	Mo.	l l	PGA Zei	o Cross	Enable		110	Mute	Control for PGA
Bit	COr		P	GAZC[7	]				PGAMT[6]
0	<u>~0]</u>	Update g	gain whe	n gain r	egister	changes	W.3	N	ormal Mode
1	Update	gain on	1st zero	cross a	fter gai	n registe	er write	4 (1) Y F	PGA Muted
	Bit   0   1	0	Bit Update of	Bit P  0 Update gain whe	Bit PGAZC[7  0 Update gain when gain re	Bit PGAZC[7]  0 Update gain when gain register	0 Update gain when gain register changes	PGA Zero Cross Enable	1



#### 13.8.4. ADC Boost Control Registers

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x2F	PGABST	0	PMI	CBSTGAIN	- 1	0	Al	JXBSTGA	IN	0x100
				_ 1	1					
		-11							100	
			input Boost			Auvilia	ry to Input E	Poort Stag		

IB, whe	en using tl	nis path set
BSTG	AIN[2:0]	Coin (dD)
B1	B0	Gain (dB)
0	0	Path Disconnected
0	1	-12
1	0	-9
1	1	-6
0	0	-3
0	1	0
1	0	+3
1	1	+6
	BSTG/ B1 0 0 1 1 0 0	0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 1 1 0

AUXB	STGAI	N[2:0]	Coin (dD)	
B2	B1	В0	Gain (dB)	
0	0	0	Path Disconnected	
0	0	1	-12	
0	1	0	-9	
0	1	1	-6	
1	0	0	-3	
1 1	0	1	0	
1	1	0	+3	
1	1	1	+6	
$CO_{Dx}$		XI	- T	

Name	Input Boost
Bit	PGABST[8]
0	PGA output has +0dB gain through input Boost stage
1	PGA output has +20dB gain through input Boost stage
t Registe	WWW.100Y.COM.TW

# W.100Y.COM.TW

N.CO	13.8.5.	Output Reg	ister								
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	
0x31	0	0	0	0	0	MOUTBST	SPKBST	TSEN	AOUTIMP	0x002	

Bit		ne Output Boost Stage UTBST[3]	S	Output Boost tage  BST[2]	Thermal Shutdow TSEN[1]	n Analog Output Re	
1,00	Y.	EF) Gain Boost		F) Gain Boost	Disabled	~1kΩ	
11.1	(1.5 x VR	EF) Gain Boost	(1.5 x VRE	F) Gain Boost	Enabled	~30 kΩ	



#### 13.8.6. Speaker Mixer Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x32	0	0	0	AUXSPK	0	0	0	BYPSPK	DACSPK	0x001
		Auxiliary to	Speaker M			n (output of to Speaker	D/	AC to Speak	er Miyer	

		Auxiliary to Spe	eaker Mixe		Bypass path oost stage) Mix	to Speaker	DA	C to Speak	ker Mixer	CO	
	Bit	AUXSPI	K[5]		BYPSF	PK[1]		DACSPI	([0]	31 C	
	0	Disconne	ected		Disconn	ected		Disconne	cted		
	1	Connec	cted	1.0	Conne	ected		Connec	ted	N.	
,	3.8.7.	Speaker Gain C	Control Re	gister	OM.	TW	·	WWW.10			
r	D8	D7	D6	D5	D4	D3	D2	D1	D0	Defau	

#### 13.8.7. Speaker Gain Control Register

		WWW.	N.)	~(								
	13.8.7.	Speaker Gai	in Con	trol Re	egister							
Addr	D8	D7	D	6	D5	D4	10	D3	D2	D1	D0	Default
0x36	0	SPKZC	SPK	MT	.00	1.0	, -	SPKG	AIN[5:0]			0x039
				W.		Speaker	Gain					
				-41	SPKGA	AIN[5:0]		M.				
		-	B5	B4	В3	B2	B1	В0	Gain (dB)			
			0	0			0	0	F7.0			

	1110	5	Speaker	Gain		
	-XX	SPKGA	IN[5:0]		M.	
B5	B4	ВЗ	B2	B1	B0	Gain (dB)
0	0	0	0	0	0	-57.0
0	0	0	0	0	1	-56.0
:::	,iii (	1::		_ ;::(`	():::N	:::
1	1	1	0	0	1	0.0
5	Speaker	Gain R	ange -		+6 dB	@ +1
:::	:::	=	:::	:::	::(	N #:
1	1	1	1, 4	1	1	+6.0

		\$	Speaker	Gain R	ange -{ increm		+6 dB	@ +1	
	-1	:::	:::	#! \	N ::: <sup>1</sup>	:::	. :::(		
	N	1	1	1	1	1	1	+6.0	
			_	NV			v.C	Ohr	
1001	-	Spea	ker Gair	Contro	l Zero (	Cross	S	peaker Outpu	ıt
M. CO.	Bit		S	PKZC[7	1	4.0		SPKMT[6]	
MM.100 COM	0	Ch	nange G	ain on Z ONLY	ero Cro	oss	Speaker Enabled		
1001	1	C	Change C	ain Imr	nediate	ly	S	peaker Muteo	t
N VI 100Y.CO.	1	C			nediate	ly			

WWW.100Y.COM.T



#### 13.8.8. Headphone Mixer Control Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x38	0	0	MOUTMXMT	0	0	0	AUXMOUT	BYPMOUT	DACMOUT	0x001

	MOUT Mute	Auxiliary to Headphone Mixer	Bypass path (output of Boost Stage) to Headphone Mixer	DAC to Headphone Mixer
Bit	MOUTMXMT[6]	AUXMOUT[2]	BYPMOUT[1]	DACMOUT[0]
0	Not Muted	Disconnected	Disconnected	Disconnected
1	Muted	Connected	Connected	Connected

COM.TW During mute, the Headphone output will output VREF that can be used as a DC reference for a headphone out.

#### 13.9. **LOWER POWER REGISTER**

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	
0x3A	LPIPBST	LPADC	LPSPKD	LPDAC	0	TRIMR	EG[3:2]	IBAD	J[1:0]	0x000	

		Trim Output Regulator (V)	Adjust Master Bias of the Analog Portion
B1	В0	TRIMREG[3:2]	IBADJ[1:0]
0	0	1.800	Default Current Consumption
0	1	1.610	25% Current Increase from Default
1	0	1.400	14% Current Decrease from Default
1	. <b>∝</b> ⊺ 1	1.218	25% Current Decrease from Default

	12 1		1.218	25% Current Decr	ease from Default
Trim reg	julator bits	s can be used only who	en VDDD <2.7V.		
		Low Power IP Boost	Low Power ADC	Low Power Speaker Driver	Low Power DAC
	Bit	LPIPBST[8]	LPADC[7]	LPSPKD[6]	LPDAC[5]
	0	Normal Function	Normal Function	Normal Function	Normal Function
	<b>1</b> 0	Cut power in half	Cut power in half	Cut power in half	Cut power in half

Note cutting the power in half will directly affect the audio performances.



# 13.10. PCM TIME SLOT CONTROL & ADCOUT IMPEDANCE OPTION CONTROL 13.10.1. PCM1 TIMESLOT CONTROL REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3B		4.		T	SLOT[8:0]			-11	007.	0x000

Transmit and receive timeslot are expressed in number of BCLK cycles in a 10-bit word. The most significant bit TSLOT[9] is located in register PCMTS2[0] address (0x3C). Timeslot, TSLOT[9:0], determines the start point for the timeslot on the PCM interface for data in the transmit direction.

#### 13.10.2. PCM2 TIMESLOT CONTROL REGISTER

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x3C	PCMTSEN	TRI	PCM8BIT	PUDOEN	PUDPE	PUDPS	LOUTR	PCMB	TSLOT[9]	0x000

Name	PCM Mode1	Tri-state PCMT LSB	PCM Word Length	Left and Right Channel have same data	PCM Mode2
Bit	PCMTSEN[8]	TRI[7]	PCM8BIT[6]	LOUTR	PCMB
0	PCM A	Drive the full Clock of LSB	Use WLEN[6:5] to select Word Length	Disable	Disable
1	PCM Time Slot	Tri-State the 2 <sup>nd</sup> half of LSB	Audio interface will be 8 Bit Word Length	Enable	Enable

If TRI = 1 and PUDOEN = 0, the device will drive the LSB bit 1<sup>st</sup> half of BCLK out of the ADCOUT pin (stop driving after LSB BCLK Rising edge) but if TRI = 0 or PUDOEN = 1 this feature is disabled, full BCLK of LSB will be driven the LSB value.




Figure 31: The Programmable ADCOUT Pin



MIN	100Y.CO.	WE	11/10	OM:
Internal ADC out data	Power Up and Down Output Enable	Power Up and Down Pull Enable	Power Up and Down Pull Select	OUTPUT
iADCOUT	PUDOEN[5]	PUDPE[4]	PUDPS[3]	PAD
0	101	x	х	0 0
1	1	x	X	1
х	10	0	Х	Hi-Z
х	0	1	0	Pull-Low
х	0		1	Pull-High

# 13.11. Reserved

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x41	1	0	0	17	0	0	1	0	0	0x124

#### 13.12. **OUTPUT Driver Control Register**

of Com	13.1	2.	OUIPUI Dr	iver Contr	oi Register						
		,			$\propto 1 10^{\circ}$	- 40				`	
of CO	Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
00 7.	0x45			0	TN.10	моитмт	0	HVOPU	0	HVOP	0x001
-7	7	- 4									

Bit	Dit Decemention	Dig Mana	Bit	Value
Location	Bit Description	Bit Name	1000	1
Y.003	Override to automatic 3V/5V bias selection	HVOP	set internal output biasing to be optimal for 3.6Vdc or lower operation  Note: For this to be effective HVOPU[2] address 0x45 must set	set internal output biasing to be optimal for higher than 3.6Vdc operation  Note: For this to be effective HVOPU[2] address 0x45 must set
2 C	Update bit for HV override feature	нуори	High Voltage override Disable	This bit must set in conjunction with HVOP[0] address 0x45 for the automatic override to be effective
4	Headphone out mute	MOUTMT	Disable	Enable

During mute, the MONO output will output VREF that can be used as a DC reference for a headphone out.



#### **AUTOMATIC LEVEL CONTROL ENHANCED REGISTER**

## 13.13.1. ALC1 Enhanced Register

Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x46	ALCTBLSEL	ALCPKSEL	ALCNGSEL	NA	77		0		100 -	0x001
Bit		-1411.1					Bit	Value	300	- C(

Bit	Bit Description	Bit Name	Bit Va	alue
Location	Bit Description	bit Name	0	110
6	Selects one of two tables used to set the target level for the ALC	ALCNGSEL	default recommended target level table spanning - 1.5dB through -22.5dB FS	optional ALC target level table spanning -6.0dB through -28.5dB FS
7	Choose peak or peak-to- peak value for ALC threshold logic	ALCPKSEL	use rectified peak detector output value	use peak-to-peak detector output value
8	Choose peak or peak-to- peak value for Noise Gate threshold logic	ALCTBLSEL	use rectified peak detector output value	use peak-to-peak detector output value

#### 13.13.2. ALC Enhanced 2 Register

											1	(UI) 7.
Addr	D8	D7	D6	D5	D4	D3	D2	7	D1	D0	Default	-7 C
0x47	PKLIMEN			. 4	0		TY			1	0x000	1007.
	Bit		Pit Doo	orintion	Dit N	Name	M.I	Bit Va	lue			
	Locati	ion	bit bes	cription	DIT I	vame	0	M	1			
	0		Enable contro	I for ALC fast	t pki	IMEN	Enable	7	Dicabl	_		

Bit	Dit Decemention	Bit Name	Bit V	'alue
Location	Bit Description	bit Name	0	1
8	Enable control for ALC fast peak limiter function	PKLIMEN	Enable	Disable
TIN	W. A.	1007.	T.Mo.	
1. 1		Too		
勝特力	材料886-3-5753170	- 100 X		

勝 特 力 材 料 886-3-5753170 WWW.100Y.COM.TW 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw



#### MISC CONTROL REGISTER

13.	.14. MISC	CONTRO	OL REGIS	TER	N			N.100	V.CO	M.T
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x49	SPIEN	FSERR'	VAL[1:0]	FSERFLSH	FSERRENA	NFDLY	DACINMT	-7.1	0	0x000

Bit Bit		)		Dit Name	Bit Value				
Location	Bit	Description		Bit Name	0 1	1			
2	Enable cont limiter outpu enabled		_	DACINMT	DAC limiter output may not move to exactly zero during Softmute (default)	DAC limiter output muted to exactly zero during softmute			
3					delay using notch filter output 512 sample times after notch enabled (default)	use notch filter output immediately after notch filter is enabled			
4		ole control for short frame e detection logic		FSERRENA	short frame cycle detection logic enabled	short frame cycle detection logic disabled			
5	Enable DSF short frame		on	FSERFLSH	ignore short frame sync events (default)	set DSP state to initial conditions on short frame sync event			
8	Set SPI con	trol bus		SPIEN	Default Operation SPI Interface 16-bit	SPI Interface 24-bit			
LTY	33.3.		-130	1001	COM.TY	WW.100			
		B1	В0	Short fra	ame sync detection period value FSERRVAL[1:0]	- N. 10			
		0	0	trigger if fran	ne time less than 255 MCLK edge	es			
		0	1	trigger if fran	ne time less than 253 MCLK edge	es			

B1	В0	Short frame sync detection period value FSERRVAL[1:0]
0	0	trigger if frame time less than 255 MCLK edges
0	1	trigger if frame time less than 253 MCLK edges
1	0	trigger if frame time less than 254 MCLK edges
1	1	trigger if frame time less than 255 MCLK edges

# 13.15. Output Tie-Off REGISTER

		1	1	trigge	er if frame	time less	than 255 MCL	-K edges		
13.1	5. Outpu	ut Tie-Off	REGISTER	NWN						
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
0x4B	DIA.	_ < 1	0	11	11/10	~ 4	MANVREFH	MANVREFM	MANVREI	FL 0x000

Bit	Bit Description	Bit Name	Bit Val	ue
Location			-7 O	1
0	Direct manual control for switch for Vref 6k-ohm resistor to ground	MANVREFL	switch to ground controlled by Register 0x01 setting	switch to ground in the closed position
110	Direct manual control for switch for Vref 160k-ohm resistor to ground	MANVREFM	switch to ground controlled by Register 0x01 setting	switch to ground in the closed position
200	Direct manual control of switch for Vref 600k-ohm resistor to ground	MANVREFH	switch to ground controlled by Register 0x01 setting	switch to ground in the closed positioir

WWW.100Y.



#### 13.16. Output Tie-off Direct Manual Control REGISTER

1:	3.16. Outpu	ut Tie-off I	Direct Ma	nual Con	trol REGIST	ΓER					
Addr	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default	
0x4F	MANOUTEN	SBUFH	SBUFL	SNSPK	SPSPK	SMOUT	0	0	0	0x000	

Bit Location	Bit Description	Bit Name	Bit Va	ilue		
Location	111111111111111111111111111111111111111		0	-31 1 ( ) U1 <sup>2</sup>		
3	If MANUOUTEN = 1, use this bit to control Auxout1 output tie-off resistor switch	SMOUT	tie-off resistor switch for MOUT output is forced open	tie-off resistor switch for MOUT output is forced closed		
4	If MANUOUTEN = 1, use this bit to control left speaker output tie-off resistor switch	SPSPK	tie-off resistor switch for SPKOUTP speaker output is forced open	tie-off resistor switch for SPKOUTP speaker output is forced closed		
5	If MANUOUTEN = 1, use this bit to control left speaker output tie-off resistor switch	SNSPK	tie-off resistor switch for SPKOUTN speaker output is forced open	tie-off resistor switch for SPKOUTN speaker output is forced closed		
6	If MANUOUTEN = 1, use this bit to control bypass switch around 1.0x non-boosted output tie-off buffer amplifier	SBUFL	normal automatic operation of bypass switch	bypass switch in closed position when output buffer amplifier is disabled		
7	If MANUOUTEN = 1, use this bit to control bypass switch around 1.5x boosted output tie-off buffer amplifier	SBUFH	normal automatic operation of bypass switch	bypass switch in closed position when output buffer amplifier is disabled		
8	Enable direct control over output tie-off resistor switching	MANOUTEN	ignore Register 0x4F bits to control input tie-off resistor/buffer switching	use Register 0x4F bits to override automatic tie-off resistor/buffer switching		

WI.WOLL



#### 14. CONTROL INTERFACE TIMING DIAGRAM

### 14.1. SPI WRITE TIMING DIAGRAM




Figure 32: SPI Write Timing Diagram

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T <sub>SCK</sub>	SCLK Cycle Time	80			ns
T <sub>SCKH</sub>	SCLK High Pulse Width	35			ns
T <sub>SCKL</sub>	SCLK Low Pulse Width	35			ns
T <sub>RISE</sub>	Rise Time for all SPI Signals	77	VI.	10	ns
T <sub>FALL</sub>	Fall Time for all SPI Signals	)	- TV	10	ns
T <sub>SCCSH</sub>	Last SCLK Rising Edge to CSb Rising Edge Hold Time	30			ns
T <sub>CSBL</sub>	CSb Low Time	30	1		ns
T <sub>CSBH</sub>	CSb High Time between CSb Lows	30			ns
T <sub>SDIOS</sub>	SDIO to SCLK Rising Edge Setup Time				ns
T <sub>SDIOH</sub>	SCLK Rising Edge to SDIO Hold Time	20	$0\overline{p}_{I}$ .	- TX	ns

Table 26: SPI Timing Parameters



# 15. AUDIO INTERFACE TIMING DIAGRAM 15.1. AUDIO INTERFACE IN SLAVE MODE




Figure 33: Audio Interface Slave Mode Timing Diagram

## 15.2. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Audo Data)




Figure 34: PCM Audio Interface Slave Mode Timing Diagram

## 15.3. PCM AUDIO INTERFACE IN SLAVE MODE (PCM Time Slot Mode )




Figure 35: PCM Audio Interface Slave Mode (PCM Time Slot Mode )Timing Diagram

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNIT
T <sub>BCK</sub>	BSCK Cycle Time	50			ns
Твскн	BSCK High Pulse Width	20	N		ns
T <sub>BCKL</sub>	BSCK Low Pulse Width	20			ns
T <sub>FSS</sub>	fs to SCK Rising Edge Setup Time	20			ns
T <sub>FSH</sub>	SCK Rising Edge to fs Hold Time	20	1		ns
T <sub>RISE</sub>	Rise Time for All Audio Interface Signals		T	10	ns
T <sub>FALL</sub>	Fall Time for All Audio Interface Signals	C.		10	ns
T <sub>DIS</sub>	ADCIN to SCK Rising Edge Setup Time	15	NT.		ns
T <sub>DIH</sub>	SCK Rising Edge to ADCIN Hold Time	15	OAL		ns
T <sub>DOD</sub>	Delay Time from SCLK falling Edge to DACOUT	) <u></u>	N	10	ns
					_1

Table 27: Audio Interface Timing Parameters



### 15.4. µ-LAW ENCODE DECODE CHARACTERISTICS

Normalized	W AA.	~ 1		Digita	I Code	41	11		Normalized
Encode Decision	D7	D6	D5	D4	D3	D2	D1	D0	Decode
Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
8159		N.100	7.	MI				N.100	-1 CC
	1	0	0	0	0	0	0	0	8031
7903 : 4319		M.M	o iz	OM.	TW	:	WW	11.10	ony.C
4319	1	0	0	0	1	1	1	1	4191
4063 : 2143			1001		TTV	:			1007
2143	1	0	0	1	1	1	1	1	2079
2015 : 1055	:	WW	1.10	N.C		W:	: -	NN	1:00
	1	0	1	0	1	1	1	1	1023
991 : 511	:		111.1	)() ].	COM		:		111:10
	1	0	1.1	1	_1	1	1	1	495
479 : 239				1007		M.T.		: 1	
	1	1	0	0	1	1	1	1	231
223 : 103		:	WW.	11.70	Y.C	$O_{Mr}$		:	WW
Mo	1	1	0	111	1	1	1	1	99
95 : 35	TN	<u>:</u>			007.	COM	T	:	
	1	1	1	0	1	1	1	1	33
31 : 3	NI.	1	:		1100	Y.CO	Tim	N:	: 1
-1 (	1	1	1	1	1	71	1	0	2
1					:1	) y:	1:1		
7	1	1	1	1	1	1,	1	1	0
0	- 1			111 4.	-111	00x	MA	1.11	

Notes:

Sign bit = 0 for negative values, sign bit = 1 for positive values



### 15.5. A-LAW ENCODE DECODE CHARACTERISTICS

Normalize	ed	~<7	$CO_{r}$	Digita	I Code	<b>***</b>			Normalized
Encode Decision	D7	∠ (D6)	D5	D4	D3	D2	D1	D0	Decode
Levels	Sign	Chord	Chord	Chord	Step	Step	Step	Step	Levels
4096		1 100		MI			- 414	N.100	CO
	1	0	1	0	1	0	1	0	4032
3968		- 31 10	) »·						
: 2176			. C	Obs	W	:			ON Y.C.
	1	0	1	0	0	1	0	1	2112
2048	W		ooy.			:			400.Y
1088					1.	•	•		10.
	1	0	1	1	0	1	0	1	1056
1024	:		Too	<1 C.C	Mr.	KN:	:		:- 04
544		N	-1100	7.	-11				100°
10	1	0	0	0	0	1	0	1	528
512			- 40	01.	- A N			11 4.	-110
: 272	:	- 1	111.77	×7 (	COLA	-XXI	:	4 N N	111:12
	1	0	0	1	0	1	0	1	264
256 :	:		M.M.		$C_{O_{M}}$		:	: 1	
136				100		M. r			
100	1	1	1	0	7 0	1	0	1	132
128 : 68		:		V.100	*1 C	DIVI		:	
00	1	1	1	0	0	1	0	1	66
64				W.	<b>41</b>	Ohr		•	-3111
: 2	TIN	:		-311	003.	Mo		:	
47 CO	1	1	0	1	0	CY	0	1	1
0				_ 1	100 >		Vir		
	17. 7.	- 7						«I	-31

## Notes:

- 1. Sign bit = 0 for negative values, sign bit = 1 for positive values
- 2. Digital code includes inversion of all even number bits



## 15.6. u-LAW / A-LAW CODES FOR ZERO AND FULL SCALE

	15.6. μ-LA	W / A-LAW C	ODES FOR ZEF	RO AND FULL SCAL	E		
W	W	111	μ-Law	WILL	N	A-Law	101.Co
TW	Level	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)
TW	+ Full Scale	1	000	0000	1	010	1010
-31	+ Zero	1	111	1111	1	101	0101
1.TV	- Zero	0	111	1111	0	101	0101
TI	- Full Scale	0	000	0000	0	010	1010

## 15.7. µ-LAW / A-LAW OUTPUT CODES (DIGITAL MW)

IN.		μ-Law	01.	TW	A-Law	10 10
Sample	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)	Sign bit (D7)	Chord bits (D6,D5,D4)	Step bits (D3,D2,D1,D0)
1	0	001	1110	0	011	0100
2	0	000	1011	0	010	0001
3	0	000	1011	070	010	0001
4	0	001	1110	0	011	0100
5	1 1	001	1110	1	011	0100
6	1	000	1011	C <sub>D</sub>	010	0001
7	1	000	1011	101	010	0001
8	1	001	1110	1	011	0100



#### 16. DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ADC Filter	OF		<b>*</b>			
Passband	+/- 0.025dB	0		0.454*fs	110	
Passband	-6dB	N	0.5*fs		4	
Passband Ripple				+/-0.025	dB	
Stopband		0.546*fs				
Stopband Attenuation	f > 0.546*fs	-60			dB	
Group Delay	< CO		21/fs			
ADC High Pass Filter	Mor				-1	
	-3dB		3.7	11		
High Pass Filter Corner Frequency	-0.5dB	1.	10.4		Hz	
Troquency	-0.1dB		21.6	4		
DAC Filter	100,	Mir				
Developed	+/- 0.035dB	0		0.454*fs		
Passband	-6dB	OM.	0.5*fs			
Passband Ripple				+/-0.035	dB	
Stopband	1 100	0.546*fs				
Stopband Attenuation	f > 0.546*fs	-55			dB	
Group Delay	1100		29/fs			

Table 57 Digital Filter Characteristics

## **TERMINOLOGY**

- 1. Stop Band Attenuation (dB) the degree to which the frequency spectrum is attenuated (outside audio band) 2. Pass-band Ripple any variation of the frequency response in the pass-band region
- 3. Note that this delay applies only to the filters and does not include




Figure 36: DAC Filter Frequency Response




Figure 38: DAC Filter Ripple






Figure 37: ADC Filter Frequency Response




Figure 39: ADC Filter Ripple

#### 17. TYPICAL APPLICATION






Figure 40: Application Diagram For 20-Pin QFN


- Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If capacitors are not low ESR, additional 0.1uF and/or 0.01uF capacitors may be necessary in parallel with the bulk 4.7uF capacitors on the supply rails.
- Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output capacitors to charge/discharge to the desired levels. If the output load is always present and the output load provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed, such load resistors are typically a high value, but a value dependent upon the application requirements.
- Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
- Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by choosing the resistors on each node of the microphone such that the impedance presented to any noise on either microphone wire is equal.



## 18. PACKAGE SPECIFICATION (20-Pin QFN)







Controlling Dimension : Millimeters

SYMBOL	ונם	MENS10	N	DIMENSION (Inch)			
	MIN.	N□M.	MAX.	M]N.⊲	NDM,	MAX.	
Δ	0.70	0.75	0.80	0.02756	0.02953	0.03150	
A1	0	0.02	0.05	0	0.0079	0.00197	
A3	1	0.203 RE	F	0.0079 REF			
b	0.18	0.25	0.30	0.00709	0.00984	0.01181	
D	3.90	4.00	4.10	0.1535	0.1575	0.1614	
DS.	1.90	2.00	2.10	0.0748	0.0787	0.0827	
Ε	3.90	4.00	4.10	0.1535	0.1575	0.1614	
E5	1.90	2.00	2.10	0.0748	0.0787	0.0827	
9		0.50 BSC			0.01969 BSC		
L	0.30	0.40	0.50	0.01181	0.01574	0.01969	
у	CZ	0.08		V	0.00315	-	

Note:D2,E2 by die size difference .


WWW.100Y.

WWW.100Y.COM.T



#### 19. ORDERING INFORMATION

Nuvoton Part Number Description





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### 20. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
1.0	September 2009	COM	Preliminary Revision
1.1	October 2009	83	Package diagram updated.
	1100	55	Register 0x05 description updated
	WW.	56	Register 0x06 description updated
1.2	November 2009	33	Table 16 updated
	WWW.	35	Table 17 updated
	111111111	48	Table 22 updated
	1	3	Note added
NN .		52	Register 0x49 info updated
1.3	December 2009	72	Register 0x49 info updated
		82	Application diagram updated
1.4	January 2010	13	BTL spec THD updated
1.4	January 2010	81	Application diagram updated
1.5	January 2010	12 -14	Electrical Specification table format updated
1.5	January 2010	13	BTL Speaker spec updated
WIT		4	Figure 2 updated
1.6	March 2010	37	Clocking block explanation updated
		52, 70	Register 0x41 info updated
1.7	November 2011	24	Clarification regarding matching ALC gain with PGA gain when disabling ALC.
	N .	Various	Removed Preliminary Status
2.0	January 2011	38	Removed trailing clock cycle from SPI timing diagram
	IN	52	Corrected Register 0x38 Register name

## **Important Notice**

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.