

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Quad-Channel Digital Isolators

ADuM2400/ADuM2401/ADuM2402

FEATURES

Low power operation

5 V operation

Data Sheet

1.0 mA per channel maximum @ 0 Mbps to 2 Mbps

3.5 mA per channel maximum @ 10 Mbps

31 mA per channel maximum @ 90 Mbps

3 V operation

0.7 mA per channel maximum @ 0 Mbps to 2 Mbps

2.1 mA per channel maximum @ 10 Mbps

20 mA per channel maximum @ 90 Mbps

Bidirectional communication

3 V/5 V level translation

High temperature operation: 105°C

High data rate: dc to 90 Mbps (NRZ)

Precise timing characteristics

2 ns maximum pulse width distortion

2 ns maximum channel-to-channel matching

High common-mode transient immunity: >25 kV/μs

Output enable function

16-lead SOIC wide body package version (RW-16)

16-lead SOIC wide body enhanced creepage version (RI-16)

Safety and regulatory approvals (RI-16 package)

UL recognition: 5000 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice #5A

IEC 60601-1: 250 V rms (reinforced)

IEC 60950-1: 400 V rms (reinforced)

VDE Certificate of Conformity

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

 $V_{IORM} = 846 V peak$

APPLICATIONS

General-purpose, high voltage, multichannel isolation Medical equipment

Motor drives

Power supplies

GENERAL DESCRIPTION

The ADuM240x¹ are 4-channel digital isolators based on Analog Devices, Inc., *i*Coupler® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics that are superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM2400




Figure 2. ADuM2401




Figure 3. ADuM2402

*i*Coupler digital interfaces and stable performance characteristics. Furthermore, *i*Coupler devices run at one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM240x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). The ADuM240x models operate with the supply voltage of either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM240x provide low pulse width distortion (<2 ns for CRWZ grade) and tight channel-to-channel matching (<2 ns for CRWZ grade). The ADuM240x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.

TABLE OF CONTENTS

Features	Absolute Maximum Ratings
Applications1	ESD Caution
General Description	Pin Configurations and Function Descriptions
Functional Block Diagrams1	Typical Performance Characteristics
Revision History	Application Information
Specifications	PC Board Layout18
Electrical Characteristics—5 V Operation3	Propagation Delay-Related Parameters 18
Electrical Characteristics—3 V Operation5	DC Correctness and Magnetic Field Immunity
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V	Power Consumption
Operation	Insulation Lifetime
Package Characteristics10	Outline Dimensions
Regulatory Information10	Ordering Guide
Insulation and Safety-Related Specifications	Ordering duide
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics11	
Recommended Operating Conditions11	
REVISION HISTORY	
2/12—Rev. D to Rev. E	6/07—Rev. A to Rev. B
Created Hyperlink for Safety and Regulatory Approvals	Updated VDE Certification Throughout1
Entry in Features Section	Changes to Features and Note 11
Change to PC Board Layout Section	Changes to Figure 1, Figure 2, and Figure 3
MAN N. S. COM.	Changes to Regulatory Information
8/11—Rev. C to RevžD	Changes to Table 711
Added 16-Lead SOIC_ICUniversal	Changes to Insulation Lifetime Section
Changes to Features Section and General Description	Updated Outline Dimensions
Section	Changes to Ordering Guide
Changes to Table 5 and Table 6	M:100 c COM: I. COM: COM: COM: V
Changes to Table 8 Endnote	1/06—Rev. 0 to Rev. A
Updated Outline Dimensions	Changes to Regulatory Information section
Changes to Ordering Guide	Updated Outline Dimensions
	Changes to Ordering Guide
7/08—Rev. B to Rev. C	WWW. JOOK CO. T. T.W. WWW. JOOK CO.
Changes to Layout	9/05—Revision 0: Initial Version
Changes to Table 6	

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION¹

 $4.5~V \le V_{\rm DD1} \le 5.5~V$, $4.5~V \le V_{\rm DD2} \le 5.5~V$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25$ °C, $V_{\rm DD1} = V_{\rm DD2} = 5~V$.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	WILL	Mari	1100	Y	MIN	
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}	WWW	0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}	133	0.19	0.21	mA	S I
ADuM2400 Total Supply Current, Four Channels ²	Y. CONT. T	40.00			T.Mo.	
DC to 2 Mbps	V.COM	W WY			Cor	W
V _{DD1} Supply Current	I _{DD1 (Q)}		2.2	2.8	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}	LM M	0.9	1.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	LOY.COM	Y WT			M.Co.	CTV
V _{DD1} Supply Current	I _{DD1 (10)}		8.6	10.6	mA O	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}	MT^{N}	2.6	3.5	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	OUN.CO	WT			OOY.C	WILL
V _{DD1} Supply Current	I _{DD1 (90)}	Mr.	70	100	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (90)}	OM.TW	18	25	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²	A. COLL	WT			-100 Y.	TIN TO
DC to 2 Mbps	M. IO	COMP			1.1	COM
V _{DD1} Supply Current	I _{DD1 (Q)}	COM.I	1.8	2.4	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}	WT I	1.2	1.8	mA (DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)		A COMP.			MM	W.COM TW
V _{DD1} Supply Current	I _{DD1 (10)}	OWILL	7.1	9.0	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}	OY. CONTY	4.1	5.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	WW.7	COM				LONG TW
V _{DD1} Supply Current	I _{DD1} (90)	OM.	57	82	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2} (90)	1007.0	31	43	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²	WWW	A. COM			WW	TW.
DC to 2 Mbps		W.100 COM				M.To. COM.
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (Q)} , I _{DD2 (Q)}	1007.	1.5	2.1	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)		M. CO.			W	A TOOK SO THE
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (10)} , I _{DD2 (10)}	MAN JOS CO	5.6	7.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)		1001.			1	100 COM: 100
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (90)} , I _{DD2 (90)}	MAN. TOOX.C	44	62	mA	45 MHz logic signal frequency
For All Models	-31	WW.IO				WWW. OV. COM
Input Currents	I _{IA} , I _{IB} , I _{IC} ,	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{IA}$, V_{IB} , V_{IC} , $V_{ID} \leq V_{DD1}$ or V_{DD2} ,
MMM. COTT.	I _{ID} , I _{E1} , I _{E2}	1/1/1/1/1007			N	$0~V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \text{ or } V_{\text{DD2}}$
Logic High Input Threshold	V _{IH} , V _{EH}	2.0			V	WWW.
Logic Low Input Threshold	VIL, VEL	W.100		0.8	V	COM.
Logic High Output Voltages	VOAH, VOBH,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	5.0		V	$I_{Ox} = -20 \mu A$, $V_{Ix} = V_{IxH}$
	V_{OCH} , V_{ODH}	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL} ,	V .1	0.0	0.1	V	$I_{Ox}=20~\mu\text{A, }V_{Ix}=V_{IxL}$
	V _{OCL} , V _{ODL}	MM.	0.04	0.1	V	$I_{Ox}=400~\mu\text{A, }V_{Ix}=V_{IxL}$
	O_{N_T}	WWW	0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS	COMP		1.100	-10	OMr.,	TWW. TO
ADuM240xARWZ	TIM				· OM.T	W. 100 J.
Minimum Pulse Width ³	PW	WW W		1000	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ⁴	COM	1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t _{PHL} , t _{PLH}	50	65	100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, t _{PLH} - t _{PHL} ⁵	PWD	W W		40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}			50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching ⁷	t _{PSKCD} /t _{PSKOD}	TIM		50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM240xBRWZ	MIL	Maria	1007.		1.1.44	
Minimum Pulse Width ³	PW	WWW		100	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate ⁴	$DM_{T_{I}}$	10			Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay⁵	t _{PHL} , t _{PLH}	20	32	50	ns	C _L = 15 pF, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL} ⁵	PWD	N WW		3	ns	C _L = 15 pF, CMOS signal levels
Change vs. Temperature	CO_{Mrr}	VICE VICE	5		ps/°C	C _L = 15 pF, CMOS signal levels
Propagation Delay Skew ⁶	t _{PSK}			15	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}	TN		3	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}	I. TW		6	ns	C _L = 15 pF, CMOS signal levels
ADuM240xCRWZ	V CO	N			V.CO	TW
Minimum Pulse Width ³	PW		8.3	11.1	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ⁴	100 Y.C	90	120		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t _{PHL} , t _{PLH}	18	27	32	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, tplh - tphl 5	PWD	COMP.	0.5	2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature	1007	. OM.TW	3		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}	Y.COM TW		10	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}	ON.TW		2	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}	OOY.COM.TY		5	ns	C _L = 15 pF, CMOS signal levels
For All Models	MAN	100Y. W.T			1 N	OOX.
Output Disable Propagation Delay (High/Low to High Impedance)	t _{PHZ} , t _{PLH}	1.100 Y.COM	6	8	ns	C _L = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t _{PZH} , t _{PZL}	W.100X.COM	6	8	ns	C _L = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F	N.100 1.	2.5		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM _L	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	f _r	WW.100	1.2		Mbps	TMM. TO COM.
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}	W . 100x	0.19		mA/Mbps	
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}	ANN TOO	0.05		mA/Mbps	WWW TOOX.

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{^5}$ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{lx} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{lx} signal to the 50% level of the rising edge of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^8}$ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8$ V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8$ V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—3 V OPERATION¹

 $2.7~V \le V_{DD1} \le 3.6~V, 2.7~V \le V_{DD2} \le 3.6~V.$ All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25$ °C, $V_{DD1} = V_{DD2} = 3.0~V.$

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	N. P.	WWW.	Voc	Co_{r}	W	
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}	W.	0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}	M W	0.11	0.14	mA	
ADuM2400 Total Supply Current, Four Channels ²	OM				DI.	N
DC to 2 Mbps	COMIT				OM.	N.
V _{DD1} Supply Current	I _{DD1 (Q)}	1/1/1	1.2	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}	VV VV	0.5	0.9	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	COM				$-co_{M}$	
V _{DD1} Supply Current	I _{DD1 (10)}	$U_N = U$	4.5	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}	VV V	1.4	2.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	CON	. 1			× 00	
V _{DD1} Supply Current	I _{DD1 (90)}	ΛT^{N}	37	65	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (90)}	TW	11	15	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²	552 (30)	W.r.			-7 (
DC to 2 Mbps	- 100 X.C.	TI.IV			100 1.	OM.TW
V _{DD1} Supply Current	I _{DD1 (Q)}	Olive	1.0	1.6	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2} (Q)	COM.	0.7	1.2	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	1002 (Q)	TI	0.7	1.2	** 100	De to 1 Will 2 logic signal frequency
V _{DD1} Supply Current		COM	3.7	5.4	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD1} (10)	COM.	2.2	3.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	DD2 (10)	Y.C. MIN	2.2	3.0	IIIA	3 Mil iz logic signal frequency
		OV.COM	20	52	ma A	45 MHz logic signal from one of
V _{DD1} Supply Current	DD1 (90)	COMT	30		mA	45 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (90)	T.M.	18	27	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²	MMM.	ON COM			MMA	TYV
DC to 2 Mbps		700 COM.)			
V _{DD1} or V _{DD2} Supply Current	I _{DD1 (Q)} , I _{DD2 (Q)}	1100Y.	0.9	1.5	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	. WW	M. T. COL	TV		W.	
V _{DD1} or V _{DD2} Supply Current	I _{DD1} (10), I _{DD2} (10)	W.100 CO	3.0	4.2	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	1/1/1/	1007.			1//	M 100 J. CONT. IN
V _{DD1} or V _{DD2} Supply Current	I _{DD1} (90), I _{DD2} (90)	MM. Cr	24	39	mA	45 MHz logic signal frequency
For All Models		XXX.100				MAN TO COM
Input Currents	I _{IA} , I _{IB} , I _{IC} , I _{ID} , I _{E1} , I _{E2}	-10	+0.01	+10	μΑ	$ \begin{array}{l} 0 \; V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \; or \; V_{DD2}, \\ 0 \; V \leq V_{E1}, V_{E2} \leq V_{DD1} \; or \; V_{DD2} \\ \end{array} $
Logic High Input Threshold	V_{IH} , V_{EH}	1.6			V	100 x COM. 1
Logic Low Input Threshold	$V_{\text{IL}}, V_{\text{EL}}$	WWW		0.4	V	WWW. 100X.Com.TV
Logic High Output Voltages	V _{OAH} , V _{OBH} ,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	3.0		V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
	V_{OCH} , V_{ODH}	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	2.8		٧	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V _{OAL} , V _{OBL} ,	WWW	0.0	0.1	V	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$
, W.M. Jun 100	V _{OCL} , V _{ODL}	T.WW.I	0.04	0.1	٧	$I_{Ox} = 400 \ \mu A, V_{Ix} = V_{IxL}$
	M.T.W	W	0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS	WT	MAL	1007		WILL	1003.
ADuM240xARWZ	OMIT	WWW			Mr.	N.M.W. CO.
Minimum Pulse Width ³	PW	NV V		1000	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate ⁴	CO" TV	1			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay ⁵	t _{PHL} , t _{PLH}	50	75	100	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
Pulse Width Distortion, t _{PLH} - t _{PHL} 5	PWD			40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}	W W		50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching ⁷	t _{PSKCD} /t _{PSKOD}	-XI -X		50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM240xBRWZ	WILL	MAG	1007.		3.4	
Minimum Pulse Width ³	PW	MAN		100	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ⁴	$0M_{T,T}$	10			Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay ⁵	t _{PHL} , t _{PLH}	20	38	50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, t _{PLH} - t _{PHL} ⁵	PWD	N WW		3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature	CO_{Mrr}	VID.	5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}	TN W		3	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}	T. T.M.		6	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
ADuM240xCRWZ	× CO	N			ov.COD	TW
Minimum Pulse Width ³	PW	JA. 1. 1.	8.3	11.1	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate ⁴	100 X.C.	90	120		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t _{PHL} , t _{PLH}	20	34	45	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, t _{PLH} - t _{PHL} ⁵	PWD	COMP.	0.5	2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature	1007	. M.T.W	3		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}	Y.CO.		16	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}	COM.TW		2	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}	OOY.COM.TV		5 🕥	ns	C _L = 15 pF, CMOS signal levels
For All Models	MM	100Y.			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Or. OM.TW
Output Disable Propagation Delay (High/Low to High Impedance)	t _{PHZ} , t _{PLH}	100Y.COM	6	8	ns	C _L = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t _{PZH} , t _{PZL}	W.100X.COM	6	8	ns	C _L = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F	W1.100 1. CO.	3		ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM _L	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	f_r	WW.100	1.1		Mbps	MM. In COM.
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}	M 100 x.	0.10		mA/Mbps	. TM: 100 . COM: 1
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}	MAN TOUT	0.03		mA/Mbps	NY 100X.

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

 $^{^5}$ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the rising edge of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^8}$ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 > 0.8$ V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_0 < 0.8$ V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION1

5 V/3 V operation: $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$, $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$. 3 V/5 V operation: $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$, $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$; $V_{DD1} = 3.0 \text{ V}$, $V_{DD2} = 5 \text{ V}$; or $V_{DD1} = 5 \text{ V}$, $V_{DD2} = 3.0 \text{ V}$.

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	$-0Mr_T$	-7	T.WW.I	-7 CC	Mr.	st -
Input Supply Current per Channel, Quiescent	I _{DDI (Q)}				M^{T}	17
5 V/3 V Operation	COM	W	0.50	0.53	mA	A)
3 V/5 V Operation	COM.	34 T	0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	I _{DDO (Q)}	IM				3.
5 V/3 V Operation	V.COM	W	0.11	0.14	mA	W
3 V/5 V Operation	CO1		0.19	0.21	mA	1.
ADuM2400 Total Supply Current, Four Channels ²	001.0	MIN				M. I.
DC to 2 Mbps	ON CL				V.CO	WY
V _{DD1} Supply Current	I _{DD1 (Q)}	$0_{M^{r_{r_r}}}$			~<7 C	
5 V/3 V Operation	1007.0	TIME	2.2	2.8	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation	V. CON.	Opp.	1.2	1.9	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}	COMP.				CDM
5 V/3 V Operation	<1100	· AM	0.5	0.9	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation	111.	CO.	0.9	1.4	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	V. 100	-1 (0)	1.7 0.5	- 11	11.70	CO STATE OF CONTRACT OF CONTRA
V _{DD1} Supply Current	I _{DD1 (10)}				W.101	ONIT
5 V/3 V Operation	1001 (10)	NY.CU	8.6	10.6	mA	5 MHz logic signal frequency
3 V/5 V Operation	" WW.	-10	4.5	6.5	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}	1001.	7.5	0.5	111/4	5 Wiriz logic signal frequency
5 V/3 V Operation	1002 (10)	T. Oak .	1.4	2.0	mA	5 MHz logic signal frequency
3 V/5 V Operation		1700	2.6	3.5	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	1/1/1/	× 100 X	2.0	3.5	шА	5 Miliz logic signal frequency
V _{DD1} Supply Current		W			MM	100Y.CO.
5 V/3 V Operation	DD1 (90)	11.100	70	100	mA	45 MHz logic signal frequency
	1/1/	10 xx				
3 V/5 V Operation	. 1	N. VV	37	65	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	DD2 (90)	T.WW.	11CON	1 =		AF AND LOSS OF THE WAY
5 V/3 V Operation			11	15	mA N	45 MHz logic signal frequency
3 V/5 V Operation	N.	MALA	18	25	mA	45 MHz logic signal frequency
ADuM2401 Total Supply Current, Four Channels ²	- 4.7	TO THE STATE OF				TAM. TO COM.
DC to 2 Mbps		1/1/1/				A. TANIOOT. COMPLY
V _{DD1} Supply Current	I _{DD1 (Q)}	WW				WW TOOK OF TA
5 V/3 V Operation	1		1.8	2.4	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation	IM	1/1/1	1.0	1.6	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2} (Q)	W			W	WW. 1007.
5 V/3 V Operation	1.1		0.7	1.2	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation	MIN		1.2	1.8	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	TW				WT	WW. 100X.C
V _{DD1} Supply Current	I _{DD1 (10)}	<			17.	I WWW. TO COM
5 V/3 V Operation	TIME		7.1	9.0	mA	5 MHz logic signal frequency
3 V/5 V Operation	COMP	N	3.7	5.4	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}	- 1			O_{Mr}	WWW.E
5 V/3 V Operation			2.2	3.0	mA	5 MHz logic signal frequency
3 V/5 V Operation	4 COM	W	4.1	5.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	CON	1. 1			CO_{N_I}	
V _{DD1} Supply Current	I _{DD1 (90)}	TIM				V. F.
5 V/3 V Operation	Lovi.CU	W	57	82	mA	45 MHz logic signal frequency
3 V/5 V Operation	100	Mr.	30	52	mA	45 MHz logic signal frequency

ADuM2400/ADuM2401/ADuM2402

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
V _{DD2} Supply Current	I _{DD2 (90)}	1/1	1007	100	(7)	
5 V/3 V Operation	W. T.	W	18	27	mA	45 MHz logic signal frequency
3 V/5 V Operation	OM.	d	31	43	mA	45 MHz logic signal frequency
ADuM2402 Total Supply Current, Four Channels ²	T.M.				M.I.I.	
DC to 2 Mbps	COR	N			TI	N. Carlotte
V _{DD1} Supply Current	I _{DD1 (Q)}				OM.	as V
5 V/3 V Operation	Mo-	LAN	1.5	2.1	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation	V.Con.	WT	0.9	1.5	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (Q)}	L. X			4 CO $_{N_{3}}$	- W
5 V/3 V Operation	0_{J_1}	M.T.V	0.9	1.5	mA	DC to 1 MHz logic signal frequency
3 V/5 V Operation	ANY.CO	WT	1.5	2.1	mA	DC to 1 MHz logic signal frequency
10 Mbps (BRWZ and CRWZ Grades Only)	√ C(DIVI			W CC	No.
V _{DD1} Supply Current	I _{DD1 (10)}	OMITY			00 7.	ONLY
5 V/3 V Operation	Your.	TW	5.6	7.0	mA	5 MHz logic signal frequency
3 V/5 V Operation	W.To.	CO_{Mr}	3.0	4.2	mA	5 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (10)}	COMITY			700	OMA
5 V/3 V Operation	100	L.C.	3.0	4.2	mA	5 MHz logic signal frequency
3 V/5 V Operation	111.70	A COMP.	5.6	7.0	mA	5 MHz logic signal frequency
90 Mbps (CRWZ Grade Only)	XV.10	MOD.			N.100	COM
V _{DD1} Supply Current	I _{DD1 (90)}	OY.Co			10	OY. TW
5 V/3 V Operation	1551 (50)	COM	44	62	mA	45 MHz logic signal frequency
3 V/5 V Operation		t_{00} . coj	24	39	mA	45 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2 (90)}	100 Y.C.	WILL			1 No. 12 to give signal in equelle)
5 V/3 V Operation	1002 (50)	· CC	24	39	mA	45 MHz logic signal frequency
3 V/5 V Operation	1	N.100	44	62	mA	45 MHz logic signal frequency
For All Models	MM	-100 Y.C	MILIA	02		1000
Input Currents	I _{IA} , I _{IB} , I _{IC} , I _{ID} , I _{E1} , I _{E2}	-10	+0.01	+10	μΑ	$\begin{array}{l} 0~V \leq V_{IA,}~V_{IB,}~V_{IC,}~V_{ID} \leq V_{DD1}~or~V_{DD2}, \\ 0~V \leq V_{E1,}~V_{E2} \leq V_{DD1}~or~V_{DD2} \end{array} \label{eq:equation_policy}$
Logic High Input Threshold	V _{IH} , V _{EH}	1007			1/1/	1007. ONLTW
5 V/3 V Operation	,	2.0			V	M. JOY.CO. TW
3 V/5 V Operation	`	1.6			V	NW.IO
Logic Low Input Threshold	V _{IL} , V _{EL}	11/1/10				M. M. 1001.
5 V/3 V Operation	di	WWW.		0.8	V	TWW. OOY.CO. TW
3 V/5 V Operation		V XXVV.		0.4	V	TANN. TO COM.
Logic High Output Voltages	VOAH, VOBH,	(V _{DD1} or V _{DD2}) –	(Vpp1 or Vpp2)	1.1	V	$I_{Ox} = -20 \mu A, V_{Ix} = V_{IxH}$
Logic riigii output voituges	Voch, Vodh	0.1	(V _{DD1} or V _{DD2}) –		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
	WT	0.4	0.2		N.	IOX = A III/V, VIX = VIXH
Logic Low Output Voltages	VOAL, VOBL,	WW	0.0	0.1	V	$I_{Ox} = 20 \mu A, V_{Ix} = V_{IxL}$
1 1007.0	V _{OCL} , V _{ODL}	N.	0.04	0.1	V	$I_{Ox} = 400 \mu A, V_{Ix} = V_{IxL}$
	WILL	W	0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS	ON THE	11	WWW	7.CO	W	
ADuM240xARWZ	OM_{II}	-1			Mir	CC CC
Minimum Pulse Width ³	PW			1000	ns	C _L = 15 pF, CMOS signal levels
Maximum Data Rate ⁴	COMP	11			Mbps	C _L = 15 pF, CMOS signal levels
Propagation Delay ⁵	t _{PHL} , t _{PLH}	50	70	100	ns	C _L = 15 pF, CMOS signal levels
Pulse-Width Distortion, t _{PLH} - t _{PHL} ⁵	PWD	IN		40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}	TVV		50	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching ⁷	t _{PSKCD} /t _{PSKOD}	1.1		50	ns	$C_L = 15 \text{ pF}$, CMOS signal levels
ADuM240xBRWZ	SI SINCE/ SPONUE	W.T.W		x1.100	3.0	J. J. J. J. Cinios signal levels
Minimum Pulse Width ³	PW	TW		100	ns	$C_L = 15$ pF, CMOS signal levels
Maximum Data Rate ⁴	100	10		.00	Mbps	$C_L = 15 \text{ pF}$, CMOS signal levels
	4007.0	15	35	50	110 -	$C_L = 15 \text{ pF, CMOS signal levels}$ $C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay ⁵	t _{PHL} , t _{PLH}	13	22	50	ns	$\Box C = 15 \text{ pr}$, CiviO3 signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Pulse Width Distortion, t _{PLH} - t _{PHL} 5	PWD	W.	21 100 x.	3	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature	W	WW	5		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}			22	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}			3 1	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}	1		60	ns	C _L = 15 pF, CMOS signal levels
ADuM240xCRWZ		N/V			WT	
Minimum Pulse Width ³	PW	- 1	8.3	11.1	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Maximum Data Rate⁴	·Mo	90	120		Mbps	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay⁵	t _{PHL} , t _{PLH}	20	30	40	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Pulse Width Distortion, tplh - tphl 5	PWD	TXX	0.5	2	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Change vs. Temperature	(I)	1.7.	3		ps/°C	$C_L = 15 \text{ pF, CMOS signal levels}$
Propagation Delay Skew ⁶	t _{PSK}	WITH		14	ns	$C_L = 15 \text{ pF, CMOS signal levels}$
Channel-to-Channel Matching, Codirectional Channels ⁷	t _{PSKCD}	WIIM		2	ns	C _L = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels ⁷	t _{PSKOD}	ON.TW		5	ns	C _L = 15 pF, CMOS signal levels
For All Models	V 100 x.	OM.T.			100 .	DM_{-1}
Output Disable Propagation Delay (High/Low to High Impedance)	t _{PHZ} , t _{PLH}	COM.T	6	8	ns	C _L = 15 pF, CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t _{PZH} , t _{PZL}	V.COM.	6	8	ns	C _L = 15 pF, CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t _R /t _F	COM			11.700	$C_L = 15 \text{ pF, CMOS signal levels}$
5 V/3 V Operation	1	007.	3.0		ns (100	. CONT.
3 V/5 V Operation	MALA	OUX.CO.	2.5		ns	N.C. LIW
Common-Mode Transient Immunity at Logic High Output ⁸	CM _H	25	35		kV/μs	$V_{lx} = V_{DD1}$ or V_{DD2} , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output ⁸	CM _L	25	35		kV/μs	$V_{lx} = 0 \text{ V}, V_{CM} = 1000 \text{ V},$ transient magnitude = 800 V
Refresh Rate	fr	1007			MAL	1007. OM.TW
5 V/3 V Operation		M. P.	1.2		Mbps	" ON CONTRACTIVE
3 V/5 V Operation		MN.100	1.1		Mbps	N.Ta. COM.
Input Dynamic Supply Current per Channel ⁹	I _{DDI (D)}	100			M	WIONI.
5 V/3 V Operation	-	1 1/1/1.	0.19		mA/Mbps	TY TOOK OF THE
3 V/5 V Operation	d	I WWW.II	0.10		mA/Mbps	MAN'TO ON COMP.
Output Dynamic Supply Current per Channel ⁹	I _{DDO (D)}	WY TANK			N/V	M.100 . COM'IL
5 V/3 V Operation	V	MAL	0.03		mA/Mbps	VVV TIOOY.
3 V/5 V Operation		WW	0.05		mA/Mbps	NIMM.

¹ All voltages are relative to their respective ground.

² Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V_{DD1} and V_{DD2} supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

³ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

⁴ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

⁵ t_{PHL} propagation delay is measured from the 50% level of the falling edge of the V_{Ix} signal to the 50% level of the falling edge of the V_{Ox} signal. t_{PLH} propagation delay is measured from the 50% level of the rising edge of the V_{Ix} signal to the 50% level of the V_{Ox} signal.

⁶ t_{PSK} is the magnitude of the worst-case difference in t_{PHL} or t_{PLH} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

⁷ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

 $^{^{8}}$ CM_H is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{0} > 0.8$ V_{DD2}. CM_L is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{0} < 0.8$ V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

⁹ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per channel supply current for a given data rate.

PACKAGE CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) ¹	R _{I-O}	4// 4/	10 ¹²	101.	Ω	
Capacitance (Input to Output) ¹	C _{I-O}		2.2		pF	f = 1 MHz
Input Capacitance ²	Cı		4.0		pF	N.
IC Junction-to-Case Thermal Resistance, Side 1	θ _{JCI}		33		°C/W	Thermocouple located at center
IC Junction-to-Case Thermal Resistance, Side 2	θιсο	4	28		°C/W	of package underside

Device considered a two-terminal device: Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 shorted together.

REGULATORY INFORMATION

The ADuM240x are approved by the organizations listed in Table 5. Refer to Table 10 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

UL 100 miles	CSA	VDE
Recognized under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²
Single Protection 5000 V rms Isolation Voltage	Basic insulation per CSA 60950-1-07 and IEC 60950-1, 600 V rms (848 V peak) maximum working voltage RW-16 package: Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 380 V rms (537 V peak) maximum working voltage; reinforced insulation per IEC 60601-1 125 V rms (176 V peak) maximum working voltage	Reinforced insulation, 846 V peak
MMM.100X.CO MMM.100X.CO MMM.100X.CO	RI-16 package: Reinforced insulation per CSA 60950-1-07 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage; reinforced insulation per IEC 60601-1 250 V rms (353 V peak) maximum working voltage	M.T.M. M.M. 100X.COW.T.M. M.M. 100X.COW.T.M. M.M. 100X.COW.T.M. M.M. 100X.COW.T.M.
File E214100	File 205078	File 2471900-4880-0001

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage	MIN	5000	V rms	1-minute duration
Minimum External Air Gap	L(I01)	8.0 min	mm	Distance measured from input terminals to output terminals, shortest distance through air along the PCB mounting plane, as an aid to PC board layout
Minimum External Tracking (Creepage) RW-16 Package	L(102)	7.7 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum External Tracking (Creepage) RI-16 Package	L(102)	8.3 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group	Low C	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

² Input capacitance is from any input data pin to ground.

 $^{^{1}}$ In accordance with UL1577, each ADuM240x is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA). 2 In accordance with DIN V VDE V 0884-10, each ADuM240x is proof tested by applying an insulation test voltage ≥1590 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by means of protective circuits.

Note that the * marking on packages denotes DIN V VDE V 0884-10 approval for 846 V peak working voltage.

Table 7.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110	CO. TAI MINI 1001.00			
For Rated Mains Voltage ≤ 300 V rms	COM.	W	I to IV	
For Rated Mains Voltage ≤ 450 V rms	T. COMITY WINDOW COM		l to II	
For Rated Mains Voltage ≤ 600 V rms	DY.CO. TAN MIN. 100X.CO.	TW	l to II	
Climatic Classification	A COM. AMM.	WT	40/105/21	
Pollution Degree (DIN VDE 0110, Table 1)	MAN TO CO	Mr.	2	
Maximum Working Insulation Voltage	100 Y. W. TW W. 100 Y.	V _{IORM}	846	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V _{PR}	1590	V peak
Input-to-Output Test Voltage, Method a	1 100 J. W. I.M. M. 100 J.	V_{PR}		
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	TIME	1375	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	V.COM.	1018	V peak
Highest Allowable Overvoltage	Transient overvoltage, t _{TR} = 10 seconds	V _{TR}	6000	V peak
Safety-Limiting Values	Maximum value allowed in the event of a failure; see Figure 4	ON.COM	I.TW	
Case Temperature	MM 100 XICO TITAL MM.	Ts	150	°C
Side 1 Current	MMN. COM.	I _{S1}	265	mA
Side 2 Current	M. Ton COM.	I _{S2}	335	mA
Insulation Resistance at T _S	$V_{IO} = 500 \text{ V}$	R_{S}	>10 ⁹	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 8.

Parameter	Rating
Operating Temperature (T _A)	-40°C to +105°C
Supply Voltages ¹ (V _{DD1} , V _{DD2})	2.7 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

¹ All voltages are relative to their respective ground.

ABSOLUTE MAXIMUM RATINGS

Table 9.

Parameter	Rating
Storage Temperature Range (T _{ST})	−65°C to +150°C
Ambient Operating Temperature Range (T _A)	−40°C to +105°C
Supply Voltage Range (V _{DD1} , V _{DD2}) ¹	−0.5 V to +7.0 V
Input Voltage Range (V _{IA} , V _{IB} , V _{IC} , V _{ID} , V _{E1} , V _{E2}) ^{1, 2}	$-0.5 \text{ V to V}_{DDI} + 0.5 \text{ V}$
Output Voltage Range (V _{OA} , V _{OB} , V _{OC} , V _{OD}) ^{1, 2}	$-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$
Average Output Current Per Pin ³	MINN. TO COM
Side 1 (I ₀₁)	-18 mA to +18 mA
Side 2 (I ₀₂)	-22 mA to +22 mA
Common-Mode Transients ⁴	-100 kV/μs to +100 kV/μs

¹ All voltages are relative to their respective ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Maximum Continuous Working Voltage¹

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform	TW	4	THE TOOK OF THE WAY TOOK ON THE
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage	PAT.	V	W. Tong COM. I.
Reinforced Insulation	846	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

Table 11. Truth Table (Positive Logic)

V _{ix} Input ¹	V _{Ex} Input	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output ¹	Notes
Н	H or NC	Powered	Powered	Н	Min at Comment
L	H or NC	Powered	Powered	L	1M 100 1. COM 1. 1. M. 100 2. COM 1.
Χ	L	Powered	Powered	Z	M. 1005: CO. T.M. M. 11005: C. W. J.
Χ	H or NC	Unpowered	Powered	Н	Outputs return to input state within 1 μ s of V_{DDI} power restoration.
Χ	L	Unpowered	Powered	Z	, M. Too COM'T
X	X	Powered	Unpowered	Indeterminate	Outputs return to input state within 1 μ s of V_{DDO} power restoration if V_{Ex} state is H or NC. Outputs return to high impedance state within 8 ns of V_{DDO} power restoration if V_{Ex} state is L.


 $^{^{1}}$ V_{lx} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, or D). V_{Ex} refers to the output enable signal on the same side as the V_{Ox} outputs. V_{DDO} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

³ See Figure 4 for maximum rated current values for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO ${\rm GND_1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO ${\rm GND_2}$ IS RECOMMENDED.

Figure 5. ADuM2400 Pin Configuration

Table 12. ADuM2400 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	V _{IB}	Logic Input B.
5	Vic	Logic Input C.
6	V_{ID}	Logic Input D.
7	NC	No Connect.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} , V_{OB} , V_{OC} , and V_{OD} outputs are enabled when V_{E2} is high or disconnected. V_{OA} , V_{OB} , V_{OC} , and V_{OD} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{OD}	Logic Output D.
12	Voc	Logic Output C.
13	V _{OB}	Logic Output B.
14	Voa	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V_{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.




*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO ${\rm GND_1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO ${\rm GND_2}$ IS RECOMMENDED.

Figure 6. ADuM2401 Pin Configuration

Table 13. ADuM2401 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	V _{IB}	Logic Input B.
5	V _{IC}	Logic Input C.
6	V _{OD}	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OD} output is enabled when V_{E1} is high or disconnected. V_{OD} is disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} , V_{OB} , and V_{OC} outputs are enabled when V_{E2} is high or disconnected. V_{OA} , V_{OB} , and V_{OC} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{ID}	Logic Input D.
12	Voc	Logic Output C.
13	V _{OB}	Logic Output B.
14	V _{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V _{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.



*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO $\mathrm{GND_1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED, AND CONNECTING BOTH TO $\mathrm{GND_2}$ IS RECOMMENDED.

Figure 7. ADuM2402 Pin Configuration

Table 14. ADuM2402 Pin Function Descriptions

Pin No.	Mnemonic	Description
1 100	V _{DD1}	Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V.
2	GND ₁	Ground 1. Ground reference for Isolator Side 1.
3	VIA	Logic Input A.
4	VIB	Logic Input B.
5	Voc	Logic Output C.
6	V _{OD}	Logic Output D.
7	V _{E1}	Output Enable 1. Active high logic input. V_{OC} and V_{OD} outputs are enabled when V_{E1} is high or disconnected. V_{OC} and V_{OD} outputs are disabled when V_{E1} is low. In noisy environments, connecting V_{E1} to an external logic high or low is recommended.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	V _{E2}	Output Enable 2. Active high logic input. V_{OA} and V_{OB} outputs are enabled when V_{E2} is high or disconnected. V_{OA} and V_{OB} outputs are disabled when V_{E2} is low. In noisy environments, connecting V_{E2} to an external logic high or low is recommended.
11	V _{ID}	Logic Input D.
12	V _{IC}	Logic Input C.
13	V _{OB}	Logic Output B.
14	V_{OA}	Logic Output A.
15	GND ₂	Ground 2. Ground reference for Isolator Side 2.
16	V_{DD2}	Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM2400 $V_{\rm DD1}$ Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM2400 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM2401 V_{DD1} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM2401 V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM2402 V_{DD1} or V_{DD2} Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 16. Propagation Delay vs. Temperature, C Grade

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

ADuM2400/ADuM2401/ADuM2402

APPLICATION INFORMATION PC BOARD LAYOUT

The ADuM240x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $V_{\rm DD1}$ and between Pin 15 and Pin 16 for $V_{\rm DD2}$. The capacitor value should be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should be considered unless the ground pair on each package side are connected close to the package.




Figure 17. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output can differ from the propagation delay to logic high.




Figure 18. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM240x component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM240x components operated under the same conditions.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1 μs , a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately 5 μs , the input side is assumed to be without power or nonfunctional; in which case, the isolator output is forced to a default state (see Table 11) by the watchdog timer circuit.

The limitation on the ADuM240x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM240x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than $1.0~\rm V$. The decoder has a sensing threshold at about $0.5~\rm V$, therefore establishing a $0.5~\rm V$ margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \prod_{n=1}^{\infty} r_n^2; n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM240x and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

Data Sheet

ADuM2400/ADuM2401/ADuM2402

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst-case polarity), it would reduce the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM240x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM240x is immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, place a 0.5 kA current 5 mm away from the ADuM240x to affect the component's operation.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM240x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

POWER CONSUMPTION

The supply current at a given channel of the ADuM240x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by:

$$I_{DDI} = I_{DDI(Q)}$$

$$f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$

$$f > 0.5 f_r$$

For each output channel, the supply current is given by:

$$\begin{split} I_{DDO} &= I_{DDO\,(Q)} & f \leq 0.5 f_r \\ I_{DDO} &= \left(I_{DDO\,(D)} + (0.5 \times 10^{-3} \times C_L V_{DDO}) \times (2 f - f_r) + I_{DDO\,(Q)} \right. \\ & f > 0.5 f_r \end{split}$$

where:

 $I_{DDI(D)}$, $I_{DDO(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).

 C_L is the output load capacitance (pF).

 V_{DDO} is the output supply voltage (V).

f is the input logic signal frequency (MHz, half of the input data rate, NRZ signaling).

 f_r is the input stage refresh rate (Mbps).

 $I_{DDI(Q)}$, $I_{DDO(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $I_{\rm DD1}$ and $I_{\rm DD2}$, the supply currents for each input and output channel corresponding to $I_{\rm DD1}$ and $I_{\rm DD2}$ are calculated and totaled. Figure 8 and Figure 9 provide per channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide the total $I_{\rm DD1}$ and $I_{\rm DD2}$ as a function of data rate for the ADuM2400/ADuM2401/ADuM2402 channel configurations.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM240x.


Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 10 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM240x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms.


Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 10 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 10.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.




OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-013-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 25. 16-Lead Standard Small Outline Package, with Increased Creepage [SOIC_IC] Wide Body (RI-16-1) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ^{1, 2}	Number of Inputs, V _{DD1} Side	Number of Inputs, V _{DD2} Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM2400ARWZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400BRWZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400CRWZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2400ARIZ	4	0	101	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2400BRIZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2400CRIZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2401ARWZ	3	1	1,007	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401BRWZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401CRWZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2401ARIZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2401BRIZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2401CRIZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2402ARWZ	2	2	11	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402BRWZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402CRWZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM2402ARIZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2402BRIZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1
ADuM2402CRIZ	2 0	2	90	32	2	-40°C to +105°C	16-Lead SOIC_IC	RI-16-1

¹ Tape and reel is available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW

Http://www. 100y. com. tw

 $^{^{2}}$ Z = RoHS Compliant Part.

Data Sheet

WWW.100Y.COM.TW

WWW.100Y

ADuM2400/ADuM2401/ADuM2402

NOTES

NOTES

