

# 3 Volt and 5 Volt FlashFile™ Memory

28F160S3, 28F320S3, 28F160S5, 28F320S5 (x8/x16)

Specification Update

July 1999



# **Contents**

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Revision History  Preface	COMPTY 2
Summary Table of Changes	
Identification Information	01.COM. 7
Errata	3
Specification Changes	10
Specification Clarifications	15
Documentation Changes	16



# **Revision History**

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

Date of Revision	Version	Description Description
06/12/97	-001	Document includes all known errata to date (original version)
07/07/97	-002	Added 28F160S5 RP# High Voltage erratum. Added documentation changes for DC characteristics Added documentation changes for ordering codes. Updated A-1 stepping identifier information in this document.
11/06/97	-003	Updated Affected Documents/Related Documents section so that it refers to latest datasheet revision.  Corrected documentation error in erratum 2, 28F160S5 RP# High Voltage.  Removed documentation changes since these are included in the Rev -002 datasheets.
12/01/97	-004	Added Erratum 3. Erroneous Erase Failure Indicated in Status Register Bit 5 (SR.5).
01/16/98	-005	Added Erratum 4. 28F160S3/S5 Write Buffer Overwrite. Changed name of Erratum 1.
02/04/98	-006	Added Erratum 5. 28F160S5 Status Register Polling During Erase.
04/03/98	-007	Updated fixed status of Errata 2, 3, 4, 5 on 28F160S3/S5 Added Erattum 6. 28F320S3 Write Enable Pulse Width (t <sub>WLWH</sub> ) Added Erratum 7. 28F320S3 Address to Output Delay (t <sub>AVQV</sub> ) and Chip Enable to Output delay (t <sub>ELQV</sub> ) Added Specification Change for 28F320S3/S5 V <sub>CC</sub> Read Current (l <sub>CCR</sub> ) Added Specification Clarification for <i>Word-Wide FlashFile™ Memory Family 28F160S5, 28F320S5</i> datasheet (290609-003), Table 18, <i>Reset AC Specifications</i> , specification P3 Added documentation error in Documentation Changes for <i>Word-Wide FlashFile™ Memory Family 28F160S5, 28F320S5</i> datasheet (290609-003), Figure 11, <i>Set Lock-Bit Flowchart</i> , comments
06/18/98	-008	Added specification change for new 28F160S3/S5 line items with decreased maximum read access time
11/06/98	-009	Added Specification Change for 28F320S3/S5 and 28F160S3/S5 Erase, Write, and Lock-Bit Configuration Performance.  Added Erratum 8. 28F320S5 3 V V <sub>IH</sub> on RP# Updated Erratum 6 and 7 to reflect fixed status. Fixed typographical errors in document relating to steppings and density information. Indicated the erratum 3, 4, and 5 which has been fixed also affected 32-Mbit density.
02/16/99	-010	Previous Specification Clarification and Documentation Changes incorporated into 5 Volt FlashFile™ Memory; 28F160S5, 28F320S5 (x8/x16) datasheet). Specification Update renamed form Word-Wide FlashFile™ Memory Family 28F160S3, 28F160S5, 28F320S3, 28F320S5 Specification Update. References to datasheet modified to reflect new datasheet name.
07/02/99	-011	Added certain 28F160S3/S5, 28F320S3/S5 write timing information that was previously listed "TBD." Changed extended temp (–40 °C/+85 °C) to 100K cycles maximum. Changed Pin 29 to NC for 28F320S3/S5 56-Lead SSOP. Changed R1 ( $t_{AVAV}$ ) from 100 to 75 for 16-Mbit 3.3 V $\pm$ 0.3 V.



## **Preface**

As of July, 1996, Intel's Computing Enhancement Group has consolidated available historical device and documentation errata into this new document type called the Specification Update. We have endeavored to include all documented errata in the consolidation process, however, we make no representations or warranties concerning the completeness of the Specification Update.

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

### **Affected Documents/Related Documents**

W.1001.COM.TW	Title	Order
3 Volt FlashFile™ Memory; 28F16	50S3, 28F320S3 (x8/x16) datasheet	290608-005
5 Volt FlashFile™ Memory; 28F16	60S5, 28F320S5 (x8/x16) datasheet	290609-004



## Nomenclature

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

**Errata** are design defects or errors. These may cause the 28F160S3/S5, 28F320S3/S5's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note:

Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

Summary Table of Changes

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



# Summary Table of Changes

The following table indicates the errata, specification changes, specification clarifications, or documentation changes which apply to the 28F160S3/S5, 28F320S3/S5 product. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

### **Codes Used in Summary Table**

### **Stepping**

X: Errata exists in the stepping indicated. Specification Change or

Clarification that applies to this stepping.

(No mark)

or (Blank box): This erratum is fixed in listed stepping or specification change does not

apply to listed stepping.

**Page** 

(Page): Page location of item in this document.

**Status** 

Doc: Document change or update will be implemented.

Fix: This erratum is intended to be fixed in a future step of the component.

Fixed: This erratum has been previously fixed.

NoFix: There are no plans to fix this erratum.

Eval: Plans to fix this erratum are under evaluation.

Row

Change bar to left of table row indicates this erratum is either new or

modified from the previous version of the document.



### **Errata**

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### Summary Table of Changes

J CC	M·r	CIN		Densi	ty	ON.COM	W		WWW.100X.COM	
No.	16	16-Mbit Steppings 32-Mb		16-Mbit Steppings 32-Mbit Steppings		32-Mbit Steppings		Page	Status	Errata
	A-1	A-2	A-5	A-7	A-2	A-3	DML	N	WWW.IOOY.CONT.TW	
1	(X)	1.	N		WWW	O.V.O	8	Fixed	28F160S3/S5 Buffer Writes in Byte Mode	
2	J CC	X	TXXI			1 Tan	8	Fixed	28F160S5 RP# High Voltage	
3	×	X	TW		Х	N.100	7.C8)N	Fixed	28F160S5 and 28F320S5 Erroneous Erase Failure Indicated in Status Register Bit 5 (SR.5)	
4	X	х	1.TV		X	1 W.	8	Fixed	28F160S3/S5 and 28F320S3/S5 Write Buffer Overwrite	
5	X	х	T.M	N N	Х	WW.1	9	Fixed	28F160S5 and 28F320S5 Status Register Polling during Erase	
6	N.100	oy.C	OM.	TW	Х	WWW.	9 7.	Fixed	28F320S3 2.7 V Write Enable Pulse Width twlwh	
7	W.E.	00.A	$CO_{\overline{D}}$	A.T'	X	WWW	9	Fixed	28F320S3 2.7 V Address to Output Delay (t <sub>AVQV</sub> ) and Chip Enable to Output Delay (t <sub>ELQV</sub> )	
8	N T	1003	.0	M.T	N	Х	9 00	Fixed	28F320S5 3 V V <sub>IH</sub> Erratum on RP#	

## **Specification Changes**

No.	Page	Specification Changes
1	10	28F320S3/S5 V <sub>CC</sub> Read Current (I <sub>CCR)</sub>
2	10	28F160S3/S5 Read Access Time
3	11	28F160S3/S5, 28F320S3/S5 Erase, Write, and Lock-Bit Timings
4	14	Extended temp (–40 °C/+85 °C) maximum number of cycles increased to 100K; 10K was erroneous






# **Specification Clarifications** WWW.100Y.COM

). P	age	Specification Clarifications
1	-9-	R1 t <sub>AVAV</sub> changed to 75 for 16-Mbit devices

# WWW.100Y.COM. **Documentation Changes**

TW	WWW.100Y.	COM	IM	WWW.100Y.COM.TW
ntation No.	Document Revision	Page	Status	Documentation Changes
N/A	MM	16	MILIN	None in this specification update revision

WWW.100Y. Figure 1. Pin 29 for the 28F320S3/S5 was changed from GND to NC (no connect). NC is defined as: lead is not internally connected; it may be driven or floated.





Identification Information

## Identification Information

## **Markings**

The Finished Processing Order (FPO) number correlates to a specific device stepping as illustrated in the table below:

Density	Stepping <sup>(1)</sup>	Identifier CO
16 Mbit	A-1	Ninth digit on topside FPO mark (third line) = A
16 Mbit	A-2	Ninth digit on topside FPO mark (third line) = C
16 Mbit	A-5	Ninth digit on topside FPO mark (third line) = D
16 Mbit	A-6	Ninth digit on topside FPO mark (third line) = E
16 Mbit	A-7	Ninth digit on topside FPO mark (third line) = F
16 Mbit	A-8	Ninth digit on topside FPO mark (third line) = G
32 Mbit	A-3	Ninth digit on topside FPO mark (third line) = F

**NOTE:** 1. Device steppings are based on continuous updates made in manufacturing and testing of the device and represent the current material shipped.

Errata

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



### Errata

1. 28F160S3/S5 Buffer Writes in Byte Mode

Problem: With BYTE# low (byte mode), buffer write operations may not function correctly.

Implication: Incorrect data may be written into the buffer and subsequently into the flash array.

**Workaround:** Write to buffers with BYTE# high (word mode)

Status: This problem has been fixed. Refer to the Summary Tables of Changes to determine the affected

products and stepping(s).

2. 28F160S5 RP# High Voltage

Problem: While programming at 5 V  $V_{CC}$ , noise on ground pins, may cause RP#  $V_{IH}$  to deviate from

published value. Please replace the existing datasheet specification with the following information.

Sym	Parameter	Notes	Min	Max	Unit	Conditions
V <sub>IH</sub>	Input High Voltage	7	3.3	V <sub>CC</sub> +0.5	V	To CO

Implication: Programming at 5 V  $V_{CC}$  may fail due to noise on GND pins. Workaround: Ensure that  $V_{IH}$  value on RP# is greater than or equal to 3.3 V.

**Status:** This erratum has been fixed. Refer to the *Summary Tables of Changes* to determine the affected

products and stepping(s).

3. 28F160S5 and 28F320S5 Erroneous Erase Failure Indicated in Status

Register Bit 5 (SR.5)

Problem: During an erase at  $V_{CC}$  and  $V_{PP} = 5 \text{ V} \pm 10\%$ , the Write State Machine (WSM) may indicate that

the part did not erase properly, even though the part has successfully erased. This erase error will

be indicated by bit 5 of the status register (SR.5) being set.

**Implication:** Applications that use status register bit 5 to verify erase may act as if the erase operation has failed

when it has completed successfully.

Workaround: If status register bit 5 is set, ignore it and verify that each byte/word contains FFh/FFFFh (all bits in

byte/word equal 1).

Status: This erratum has been fixed. Refer to the Summary Tables of Changes to determine the affected

products and stepping(s).

4. 28F160S3/S5 and 28F320S3/S5 Write Buffer Overwrite

**Problem:** When both the 32-byte write buffers are full, and the first write buffer data has not yet been copied

to the flash array, the eXtended Status Register bit XSR.7 may erroneously read 1 indicating that a

write buffer is available.

**Implication:** With both write buffers full, a write to buffer operation may succeed – thus overwriting the

contents of the second write buffer. However, the contents of the first write buffer will be success-

fully copied to the flash array.

Workaround: Before issuing the third (or subsequent) write to buffer command(s) sequence ensure the Write

State Machine (WSM) is ready by reading the status register for SR.7 = 1 and SR.2 = 0. Reading

for SR.2 = 0 ensures that the WSM is not in Program Suspend State.



胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

Errata

This erratum has been fixed. Refer to the Summary Tables of Changes to determine the affected

products and stepping(s).

28F160S5 and 28F320S5 Status Register Polling During Erase

During erase operation, polling the status register with multiple Read Status Register commands

may result in an erase failure with the status register indicating SR.5 = 1.

If the device fails to erase, it may not program properly. Implication:

To monitor erase completion one of the following methods is recommended:

1. While erase is in progress issue the Read Status command only once and toggle OE# or CEx#

to read the status register.

2. While erase is in progress toggle OE# or CE<sub>x</sub># to read the status register.

This erratum has been fixed. Refer to the Summary Tables of Changes to determine the affected Status:

products and stepping(s).

28F320S3 2.7 V Operation Write Enable Pulse Width twi WH

When operating the 28F320S3 device with V<sub>CC</sub> at 2.7 V, the Write Enable Pulse Width t<sub>WLM</sub> **Problem:** 

needs to be increased from a minimum of 50 ns to 60 ns.

With t<sub>WLWH</sub> less than 60 ns, the device may not properly latch data. Implication:

Extend the Write Enable Pulse Width by holding WE# active for one additional write cycle Workaround:

Status: This erratum has been fixed. Refer to the Summary Tables of Changes to determine the affected

products and stepping(s).

7. 28F320S3 2.7 V Operation Address to Output Delay (tayov) and Chip Enable

to Output Delay (t<sub>ELQV</sub>)

When operating the 28F320S3 device with V<sub>CC</sub> at 2.7 V, the Address Valid to Output Delay **Problem:** 

 $(t_{AVOV})$  and Chip Enable to Output delay  $(t_{ELOV})$  needs to be increased from 130 ns to 160 ns.

The device may not output valid data until 160 ns after either a valid address on the inputs, or a Implication:

valid Chip Enable logic low  $(V_{II})$ .

Extend the read cycle time from 130 ns to 160 ns. Do not attempt to latch valid data until 160 ns Workaround:

after either a valid address on the inputs, or a valid Chip Enable (CE<sub>0</sub>#,CE<sub>1</sub>#) logic low (V<sub>II</sub>).

Workaround: This erratum has been fixed. Refer to the Summary Tables of Changes to determine the affected

products and stepping(s).

8. 28F320S5 3 V V<sub>IH</sub> Erratum on RP#

With  $V_{CC}$  and  $V_{PP}$  5 V mode below 0 °C, program, erase and block locking failures may occur if  $V_{IH}$  on RP# control input is lower than 3.0 V. **Problem:** 

Implication: Status register might report the operation as finished without writing data into the array or erasing

array, and the part might be read array mode after the operation.

In 5 V  $V_{CC}$  and  $V_{PP}$  mode, when input control signal pin RP# is supplied  $V_{IH}$ , ensure that  $V_{IH}$ Workaround:

(min) level is higher than 3 V. For CPUs that specify minimum V<sub>OH</sub> level of less than 3.0 V, a pullup resistor should be tied between  $V_{CC}$  and RP# to ensure  $V_{IH}$  of > 3.0 V. The value of the resistor is determined, in part, by the current sink capability of the CPU when driving the RP# control input

to  $V_{IL}$  as follows:  $V_{load}/R_{load} = I_{load}$ 

### Specification Changes

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



For example, with a 10 K $\Omega$  resistor, at  $V_{CC}$  Max (5.5 V), and  $V_{IL}$  at 0 V (worst case minimum), the voltage dropped across the 10K resistor is 5.5 V. The current will be 5.5/10K = 550  $\mu$ A. This work around will ensure proper  $V_{IL}$  logic levels, provided the CPU can sink the required current.

Status:

This erratum has been fixed. Refer to the *Summary Tables of Changes* to determine the affected products and stepping(s).

# Specification Changes

### 1. 28F320S3/S5 V<sub>CC</sub> Read Current (I<sub>CCR</sub>)

Issue: The  $V_{CC}$  read current ( $I_{CCR}$ ) for the 28F320S3/S5 devices is increased as follows:

#### 28F320S3

Sym	Parameter	Z	Old	New	Max	Unit	Conditions
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	NW	25	30	NI.TV	mA	CMOS
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	W	30	35	TIME	mA	TTL 100 Y.C.

#### 28F320S5

Sym	Parameter	Old	New	Max	Unit	Conditions
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	50	60		mA	CMOS
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	65	75	A CC	mA	TTLWW.100

#### 2. 28F160S3/S5 Read Access Time

Issue:

New line items and/or capabilities for the 28F160S3/S5 have been added. The new maximum read cycle times and line items are highlighted below:

Order C	ode by Density	Valid Operation Combinations			
16 Mb	32 Mb	t <sub>AVAV</sub> /t <sub>AVQV</sub> 2.7 V-3.6 V V <sub>CC</sub> 50 pF load (16 Mb / 32 Mb)	t <sub>AVAV</sub> /t <sub>AVQV</sub> 3.3 V ± 0.3 V V <sub>CC</sub> 50 pF load (16 Mb / 32 Mb)		
TE28F160S3-75	TOO TOOM TW	-100	-75		
TE28F160S3-100	107.Com.TW	-120	-100		
TE28F160S3-130	TW TW	-150	-130		
DT28F160S3-75	N. COM.	-100	-75		
DT28F160S3-100	DT28F320S3-110	-120 / -130	-100 / -110		
DT28F160S3-130	DT28F320S3-140	-150 / -160	-130 / -140		



#### Specification Changes

Order Cod	e by Density	Valid Operations						
16 Mb	32 Mb	t <sub>AVAV</sub> /t <sub>AVQV</sub> 5 V 10% V <sub>CC</sub> 100 pF load (16 Mb/32 Mb)	t <sub>AVAV</sub> /t <sub>AVQV</sub> 5 V 5% V <sub>CC</sub> 30 pF load (16 Mb/32 Mb)	t <sub>AVAV</sub> /t <sub>AVQV</sub> 5 V 10% V <sub>CC</sub> 50 pF load (16 Mb¹) 0 °C - 70°C Only	t <sub>AVAV</sub> /t <sub>AVQV</sub> 5 V 5% V <sub>CC</sub> 30 pF load (16 Mb <sup>1</sup> ) 0 °C - 70°C Only			
TE28F160S5-70	NAM. TOOLS	-75	-70	-70	-65			
TE28F160S5-100	MW.100	-100	WW	W. L. C.	ON			
DT28F160S5-70	DT28F320S5-90	<b>-75</b> / <b>-</b> 100	<b>-70</b> / <b>-</b> 90	-70	-65			
DT28F160S5-100	DT28F320S5-120	-100 / -120	N.	-1W.100 x	COM.			

NOTE: 1. These improvements match fastest 28F016SV-75 for easier migrations to 28F160S5-70.

### 3. 28F160S3/S5, 28F320S3/S5 Erase, Write, and Lock-Bit

New timings for the 28F160S3/S5, 28F320S3/S5 have been added. The new erase, write, and lock-bit timings are shaded in the following tables:



# Erase, Write, and Lock-Bit Configuration Performance for the 28F160S3 and 28F320S3, 2.7 V–3.6 V $\rm V_{CC}$ $^{(3,4)}$

M.C	OM.TY	v v	N.W.M	00 X C	2.7 V-3.6 V V <sub>CC</sub>							
Version Version			2.7 V V <sub>PP</sub>		/ V <sub>PP</sub>	3.3 V V <sub>PP</sub>		5 V V <sub>PP</sub>		Unit		
# Sym		Parameter		Note	Typ <sup>(1)</sup>	Max <sup>(6)</sup>	Typ <sup>(1)</sup>	Max <sup>(6)</sup>	Typ <sup>(1)</sup>	Max <sup>(6)</sup>	LM.	
W16	OV.CON	Byte/Word P Time (using write b	-137	W5 <sup>100</sup>	5.76	250	5.76	250	2.76	180	μs	
W16	t <sub>WHQV1</sub>	Per Byte Pro (without write		2	18.0	160	17.0	150	12.0	100	μs	
W16	t <sub>WHQV1</sub>	Per Word Program Time (without write buffer)		2	20.0	190	19.0	180	12.0	100	μs	
W16	W.100	Block Program Time (byte mode)		2	1.2	2.0	1.1	1.7	0.87	1.2	sec	
W16	NW.10	Block Program Time (word mode)		2	0.7	1.1	0.6	1.0	0.44	0.6	sec	
W16	WWW.	Block Program Time (using write buffer)		2	0.37	4.1	0.37	4.1	0.16	2	sec	
W16	t <sub>WHQV2</sub>	Block Erase Time		2	0.56	6.0	0.35	4.0	0.3	3.5	sec	
W16	WW	Full Chip Erase Time	16 Mbit	N	17.9	192	12.0	128	9.6	112	sec	
	11	WW.100	32 Mbit	TW	35.8	384	24.0	256	19.2	224	sec	
W16	t <sub>WHQV3</sub>	Set Lock-Bit	Time	2	20.0	190	19.0	180	12.0	100	μs	
W16	t <sub>WHQV4</sub>	Clear Block Lock-Bits Time		2	0.56	6.0	0.35	4.0	0.3	3.5	sec	
W16	t <sub>WHRH1</sub>	Program Suspend Latency Time to Read		$OM_{1}$	7.24	10.2	7.24	10.2	6.73	9.48	μs	
W16	t <sub>WHRH2</sub>	Erase Suspe Time to Read	end Latency d	COM	15.5	21.5	15.5	21.5	12.54	17.54	μs	

#### NOTES:

- Typical values measured at T<sub>A</sub> = +25 °C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. These performance numbers are valid for all speed versions.
- 4. Sampled but not 100% tested.
- 5. Uses whole buffer.
- 6. Maximum values represent less than 1% of units exposed to greater than 100K cycles.



Specification Changes

### Erase, Write, and Lock-Bit Configuration Performance for the 28F160S3 and 28F320S3, 3.3 V-0.3 V V<sub>CC</sub> (3,4)

		MAN TOOK COM							
Version Version					3.3 V V <sub>PP</sub>		5 V V <sub>PP</sub>		Units
#	Sym	Parameter	1	Note	Typ <sup>(1)</sup>	Max <sup>(6)</sup>	Typ <sup>(1)</sup>	Max <sup>(6)</sup>	W
W16	$c_{O_{Nr}}$	Byte/Word Program Time (using write buffer)	OM:	5	5.66	250	2.7	180	μs
W16	t <sub>WHQV1</sub>	Per Byte Program Time (without write buffer)	COM	2	19.51	250	12.95	180	μs
W16	t <sub>WHQV1</sub>	Per Word Program Time (without write buffer)		2	21.75	250	12.95	180	μs
W16	001.	Block Program Time (byte mode)	×7 (	2	1.6	16.5	0.85	10.9	sec
W16	100 x.	Block Program Time (word mode)	0 3	2	0.89	8.2	0.43	4.8	sec
W16	N.100X	Block Program Time (using write buffer)	1003	20	0.36	4.1	0.18	2	sec
W16	t <sub>WHQV2</sub>	Block Erase Time	N.100	2	0.55	10	0.41	10	sec
W16	WW.10	Full Chip Erase Time 16	Mbit		17.6	320	13.1	320	sec
	MAN A	32	Mbit	00 >	35.2	640	26.2	640	sec
W16	t <sub>WHQV3</sub>	Set Lock-Bit Time	WW	2	22.75	250	12.95	180	μs
W16	t <sub>WHQV4</sub>	Clear Block Lock-bits Time	NV	2.10	0.55	10	0.41	10	sec
W16	t <sub>WHRH1</sub>	Program Suspend Latency Time to Re	ad	NW.	7.1	10	6.6	9.3	μs
W16	t <sub>WHRH2</sub>	Erase Suspend Latency Time to Read	1	W	15.2	21.1	12.3	17.2	μs

#### NOTES:

- 1. Typical values measured at T<sub>A</sub> = +25 °C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

  2. Excludes system-level overhead. WWW.100Y.COM
- 2. Excludes system-level overhead.
- 3. These performance numbers are valid for all speed versions.
- 4. Sampled but not 100% tested.
- 5. Uses whole buffer.
- 6. Maximum values represent less than 1% of units exposed to greater than 100K cycles. WWW.100Y



### Erase, Write, and Lock-Bit Configuration Performance for the 28F160S3 and 28F320S3, 5 V $\pm$ 5%, 5 V $\pm$ 10% $V_{CC}^{(3,4)}$

		Version		5 V ± 5%, V <sub>0</sub>	Units			
			Notes	5 V				
#00	Sym	Parameter	T.Mc		Typ <sup>(1)</sup> Max <sup>(6)</sup>		M.T.W	
W16	M.COM	Byte/Word Program Time (using write buffer)	TW 5	2	120	μs		
W16	t <sub>WHQV1</sub>	Per Byte Program Time (without write buffer)	.TV2	9.24	90.0	μs		
W16	t <sub>WHQV1</sub>	Per Word Program Time (without write buffer)	2 W	9.24	90.0	μs		
W16	W.100Y.	Block Program Time (byte mode)	001.	2	0.5	1.0	sec	
W16	100	Block Program Time (word mode)	2	0.38	0.5	sec		
W16	W.100	Block Program Time (using write buffer)	2	0.13	1.5	sec		
W16	t <sub>WHQV2</sub>	Block Erase Time	Block Erase Time		0.34	3.5	sec	
W16	MMM	Full Chip Erase Time	16 Mbit	JOY.Co.	10.7	112	sec	
		100Y.COM.TW V	32 Mbit	1001.Co	21.4	224	sec	
W16	t <sub>WHQV3</sub> t <sub>EHQV3</sub>	Set Lock-Bit Time	MMM	102	9.24	90.0	μs	
W16	t <sub>WHQV4</sub> t <sub>EHQV4</sub>	Clear Block Lock-bits Time	WW	2)07	0.34	3.5	sec	
W16	t <sub>WHRH1</sub>	Program Suspend Latency Time To Rea	ad	MM.100	5.6	7	μs	
W16	t <sub>WHRH2</sub>	Erase Suspend Latency Time To Read		NWW.19	9.4	13.1	μs	

#### NOTES:

- 1. Typical values measured at T<sub>A</sub> = +25 °C and nominal voltages. Assumes corresponding lock-bits are not set.

  Subject to change based on device characterization.

  2. Excludes system-level overhead
- 3. These performance numbers are valid for all speed versions.
- 4. Sampled but not 100% tested.
- 5. Uses whole buffer.
- 6. Maximum values represent less than 1% of units exposed to greater than 100K cycles.

#### 4. Extended Temperature (-40 °C/+85 °C) Maximum Number of Cycles Increased to 100K

Extended temperature (-40 °C/+85 °C) maximum number of cycles increased to 100K. Issue:



Specification Clarifications

# Specification Clarifications

1. R1 t<sub>AVAV</sub> Changed to 75 for 16-Mbit Devices

Issue: Changed R1  $t_{AVAV}$  from 100 to 75 for 16-Mbit 3.3 V± 0.3 V; highlighted in table below.

6.5 AC Characteristics—Read-Only Operations(1, 5)

 $T_A = -40$  °C to +85 °C (Extended) and  $T_A = 0$  °C to +70 °C (Commercial)

Versions			3.3V ± 0.3V V <sub>CC</sub> 2.7V - 3.6V V <sub>CC</sub>		16Mb/32Mb -75/-110		16Mb/32Mb -100/-130		16Mb/32Mb -130/-140		16Mb/32Mb -150/-160	
(All Units in ns Unless Otherwise Noted												
#	Sym	Parameter	MM	Note	Min	Max	Min	Max	Min	Max	Min	Max
R1	t <sub>AVAV</sub>	Read/Write Cycle Time	16 Mbit	1,00	75	- 11	100		130	-311	150	
	MM'T	COM	32 Mbit	1	110	Olas	130		140	144.	160	
R2	t <sub>AVQV</sub>	Address to Output Delay	16 Mbit	1	,	75		100	41	130		150
	N. A.	1007. COM.TW	32 Mbit	-1N.	00 .	110	1.1	130	4.	140	700	160
R3	t <sub>ELQV</sub>	CE <sub>x</sub> # to Output Delay	16 Mbit	2	100	75	M.T.	100		130	N.100	150
	WW		32 Mbit	2	400	110	-17	130		140	-110	160
R4	t <sub>GLQV</sub>	OE# to Output Delay	2	N.r.	45	OM.	50		50	11.	55	
R5	t <sub>PHQV</sub>	RP# High to Output Delay	77.	41.77	600	OM	600		600	NW.	600	
R6	t <sub>ELQX</sub>	CE <sub>x</sub> # to Output in Low Z	44	3	0	00 7.	0	C.F.A.	0	77	0	700
R7	t <sub>GLQX</sub>	OE# to Output in Low Z	[N]	3	0	1003	0		0		0	100
R8	t <sub>EHQZ</sub>	CE <sub>x</sub> # High to Output in High	Z	3		50	Y.CU	50	N	55	MW	55
R9	t <sub>GHQZ</sub>	OE# High to Output in High 2	Z	3	TW V	20	V.C	20		25	WV	25
R10	t <sub>OH</sub>	Output Hold from Address, C OE# Change, Whichever Oc		3	0	W.10	0	OM	0		0	NN.
R11	t <sub>ELFL</sub>	CE <sub>x</sub> # Low to BYTE# High or	3	W	5	1001	5	M.TV	5	7	5	
R12	t <sub>FLQV</sub>	BYTE# to Output Delay	16 Mbit	3		100	1.100	120	MIT	130		150
		M. 100 r.	32 Mbit	3		110	11:10	130	Ohr.	140		160
R13	t <sub>FLQZ</sub>	BYTE# to Output in High Z	Mon	3		30	TV.1	30	~OM	40		40

#### NOTES:

- 1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.
- 2. OE# may be delayed up to  $t_{ELQV}$ - $t_{GLQV}$  after the falling edge of  $CE_x$ # without impact on  $t_{ELQV}$ -
- 3. Sampled, not 100% tested.
- 4. See Ordering Information for device speeds (valid operational combinations).
- 5. See Figures 14 through 16 for testing characteristics.