

FAIRCHILD

September 2001

FDN338P

P-Channel 2.5V Specified PowerTrench MOSFET

General Description


This P-Channel 2.5V specified MOSFET uses Fairchild's advanced low voltage PowerTrench process. It has been optimized for battery power management applications.


Applications

- Battery management
- Load switch
- Battery protection

Features

- -1.6 A, -20 V. $R_{DS(ON)} = 115 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 155 \text{ m}\Omega$ @ $V_{GS} = -2.5 \text{ V}$
- · Fast switching speed
- High performance trench technology for extremely low R_{DS(ON)}
- SuperSOTTM -3 provides low R_{DS(ON)} and 30% higher power handling capability than SOT23 in the same footprint





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain-Source Voltage	-20	V	
V _{GSS}	Gate-Source Voltage	±8	V	
Ь	Drain Current - Continuous	-1.6	Α	
	- Pulsed	-5		
P _D	Maximum Power Dissipation (Note 1a)	0.5	W	
	(Note 1b)	0.46		
T _J , T _{STG}	Operating and Storage Junction Temperature Range	−55 to +150	°C	

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
R _θ JC	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.338	FDN338P	7"	8mm	3000 units

Http://www. 100y. com. tw

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		1.74	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	. ~	Mr
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-20	003		V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-16	v.C	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	-41	100	-1	μΑ
GSSF	Gate-Body Leakage, Forward	$V_{GS} = 8 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	MAA		100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$	-11	111	-100	nA
On Char	acteristics (Note 2)	W W			M	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.4	-0.8	-1.5	V
ΔV _{GS(th)} ΔT _J	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		2.7	100	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -1.6 \text{ A}$ $V_{GS} = -2.5 \text{ V}, I_D = -1.3 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.6 \text{ A}, T_J = 125^{\circ}\text{C}$		88 117 116	115 155 165	mΩ
I _{D(on)}	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	- 5			Α
g FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -1.6 \text{ A}$		6	1.17	S
Dynamic	Characteristics	Y.Co. TVI		MAA		100
Ciss	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		451		pF
Coss	Output Capacitance	f = 1.0 MHz		75		pF
C _{rss}	Reverse Transfer Capacitance	COM.		33		pF
Switchir	g Characteristics (Note 2)	OOY.				- 11
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_D = -1 \text{ A},$		10	20	ns
tr	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		11	20	ns
t _{d(off)}	Turn-Off Delay Time	TO NI		16	29	ns
t _f	Turn-Off Fall Time	-100Y.		6.5	13	ns
Qg	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_{D} = -1.6 \text{ A},$	K 1	4.4	6.2	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		1.1	14	nC
Q _{gd}	Gate-Drain Charge	M. T. COM.		0.7	4	nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings	A			
Is	Maximum Continuous Drain-Source			-0.42	Α	
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -0.42 \text{(Note 2)}$	1	-0.7	-1.2	V

Notes

 R_{B,IA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BLC} is guaranteed by design while R_{BCA} is determined by the user's board design.



 a) 250°C/W when mounted on a 0.02 in² pad of 2 oz. copper.



b) 270°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

Typical Characteristics





Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ FAST ® ACEx[™] **OPTOLOGIC™** STAR*POWER™ FASTr™ **OPTOPLANAR**[™] Bottomless™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ **POPTM** SuperSOT™-6 DenseTrench™ GTO™ Power247™ SuperSOT™-8 HiSeC™ DOME™ PowerTrench® SyncFET™ **ISOPLANAR™** EcoSPARK™ **QFET™** TinyLogic™ E²CMOSTM LittleFET™ QSTM EnSigna™ MicroFET™ TruTranslation[™] QT Optoelectronics™ MicroPak™ **UHC™** FACT™ Quiet Series™ FACT Quiet Series™ MICROWIRE™ SILENT SWITCHER® UltraFET®

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used berein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			

Rev. H4