

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

May 2003

FDS3170N7

100V N-Channel PowerTrench® MOSFET

General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for "low side" synchronous rectifier operation, providing an extremely low $R_{\text{DS(ON)}}$ in a small package.


Applications

- · Synchronous rectifier
- DC/DC converter

Features

- 6.7 A, 100 V. $R_{DS(ON)} = 26 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 28 \text{ m}\Omega$ @ $V_{GS} = 6.0 \text{ V}$
- High performance trench technology for extremely low R_{DS(ON)}
- · High power and current handling capability
- Fast switching, low gate charge
- FLMP SO-8 package: Enhanced thermal performance in industry-standard package size





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Y. ZOOY. CO	Ratings	Units
V _{DSS}	Drain-Source Voltage	W. To Carlo	100	V.C
V _{GSS}	Gate-Source Voltage	M.100	± 20	V
I _D	Drain Current - Continuous	(Note 1a)	6.7	10 A
	– Pulsed	100	60	1007
P _D	Power Dissipation for Single Operation	(Note 1a)	3.0	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics


$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	0.5	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS3170N7	FDS3170N7	13"	12mm	2500 units

Symbol 1	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings (Not	re 2)	T.TW			
W _{DSS}	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 50 \text{ V}$, $I_D = 6.7 \text{ A}$	TI	N	360	mJ
I _{AR}	Drain-Source Avalanche Current	al MMM.	1747	W	6.7	Α
Off Char	acteristics	W.W.	OM.	-XXI		•
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	100	TW		V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	CO	104		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	V.CU		1	μА
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-1 C	DIVI	±100	nA
On Chara	acteristics (Note 2)	ON.TW	001.	·MO	1	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	2.5	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C	1001	-6.9	LTW	mV/°0
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{vmatrix} V_{\text{GS}} = 10 \text{ V}, & I_{\text{D}} = 6.7 \text{ A} \\ V_{\text{GS}} = 6.0 \text{V}, & I_{\text{D}} = 6.4 \text{ A} \\ V_{\text{GS}} = 10 \text{ V}, & I_{\text{D}} = 6.7 \text{ A}, T_{\text{J}} = 125^{\circ}\text{C} \\ \end{vmatrix} $	N.100	21 22 40	26 28 52	mΩ
g _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 6.7 \text{ A}$	14.5	37	Drie	S
Dynamic	Characteristics	COMP	MM.I	₩ (OM.	TIN
C _{iss}	Input Capacitance	$V_{DS} = 50 \text{ V}, \qquad V_{GS} = 0 \text{ V},$	www.	2714	coN	pF
Coss	Output Capacitance	f = 1.0 MHz	44	171	-01	pF
C _{rss}	Reverse Transfer Capacitance	· OY.COM	MAL	82	V.Co.	pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz	WW	1.1	V.CC	Ω
Switchin	g Characteristics (Note 2)	W.100 E. COM.	-11	M_{I0}	~<1 C	O_{M} .
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, \qquad I_D = 1 \text{ A},$	44.	14	26	ns
tr	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$	1	10	18	ns
$t_{d(off)}$	Turn-Off Delay Time	WW.10 OV. COM.		49	80	ns
t _f	Turn-Off Fall Time	TWW.100 COM.		24	40	ns
Q_g	Total Gate Charge	$V_{DS} = 50 \text{ V}, \qquad I_{D} = 6.7 \text{ A},$		55	77	nC
Q_{gs}	Gate-Source Charge	V _{GS} = 10 V		12	-x110	nC
Q_{gd}	Gate-Drain Charge	MAN. OUN.COM. TAN		14	1	nC
Drain-Sc	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Sour		- 1		2.5	Α
V _{SD}	Drain–Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.5 A (Note 2)	V	0.7	1.2	V
t _{RR}	Reverse Recovery Time	I _F = 6.7 A,	7.	47		ns
	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ (Note 2)	-430	135		nC

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%, For Repetitive Avalanche Tj must be less the 150 °C



40°C/W when mounted on a 1in2 pad of 2 oz

WWW.100Y.COM.TW



b) 85°C/W when mounted on a minimum pad of 2 oz copper

Scale 1: 1 on letter size paper

^{1.} R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $\rm R_{\theta JC}$ is guaranteed by design while $\rm R_{\theta CA}$ is determined by the user's board design.

Dimensional Outline and Pad Layout -(0.65)(3.68)DRAIN TERMINAL 0.75 MIN (0.67)5 8 (2.36)DRAIN 2.80 MIN TERMINAL 7.40 0.70 BOTTOM VIEW 1.50 MIN 4 1.27 1.40 3.81 18 4.10 MIN LAND PATTERN RECOMMENDATION 3.90±0.10 SEE DETAIL A H √0.25 √0.19 4 0.51 0.35 (0.34)⊕ 0.127M B A -6.00±0.20 NOTES: UNLESS OTHERWISE SPECIFIED 0.10 ALL DIMENSIONS ARE IN MILLIMETERS. STANDARD LEAD FINISH: B) 0.50 0.25 X 45° 20-80 MICROINCHES NICKEL/ 6 MICROINCHES MAX. PALLADIUM AND GOLD FLASH. GAGE PLANE NO JEDEC REGISTERED REFERENCE AS OF MARCH 2, 2000. 0.36 1.60 MAX 0.90 0.50 SEATING PLANE (1.04)DETAIL A SCALE: 24:1

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ImpliedDisconnect™ PACMAN™ ACEx™ FACT™ SPM™ POP™ ActiveArray™ Stealth™ FACT Quiet Series™ ISOPLANAR™ Bottomless™ LittleFET™ Power247™ SuperSOT™-3 FAST® CoolFET™ FASTr™ MicroFET™ PowerTrench® SuperSOT™-6 CROSSVOLT™ **OFET™** SuperSOT™-8 FRFET™ MicroPak™ QS™ DOME™ SyncFET™ MICROWIRE™ GlobalOptoisolator™ EcoSPARK™ QT Optoelectronics™ TinyLogic[®] MSX™ GTO™ E^2CMOS^{TM} MSXPro™ Quiet Series™ TruTranslation™ HiSeC™ RapidConfigure™ UHC™ EnSigna™ I²CTM OCX^{TM} UltraFET® RapidConnect™ OCXPro[™] Across the board. Around the world.™ SILENT SWITCHER® **VCX**TM **OPTOLOGIC®** The Power Franchise™ SMART START™ **OPTOPLANAR™** Programmable Active Droop™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Advance Information	Formative or In Design				
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only			