

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



### **FDS6982AS**

# Dual Notebook Power Supply N-Channel PowerTrench® SyncFET<sup>™</sup> General Description Features

The FDS6982AS is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6982AS contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency. The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.

#### Q2: Optimized to minimize conduction losses Includes SyncFET Schottky body diode

R<sub>DS(on)</sub> max= 13.5mΩ @ V<sub>GS</sub> = 10V  

$$R_{DS(on)}$$
 max= 16.5mΩ @ V<sub>GS</sub> = 4.5V

- Low gate charge (21nC typical)
- Q1: Optimized for low switching losses


6.3A, 30V 
$$R_{DS(on)}$$
 max= 28.0m $\Omega$  @  $V_{GS}$  = 10V  $R_{DS(on)}$  max= 35.0m $\Omega$  @  $V_{GS}$  = 4.5V


• Low gate charge (11nC typical)

### **Applications**

Notebook







### Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Q2	Q1	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	30	OVV
V <sub>GSS</sub>	Gate-Source Voltage		±20	±20	V.C
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	8.6	6.3	Α,
	- Pulsed		30	20	100 x.
P <sub>D</sub>	Power Dissipation for Dual Operation		V.COM TVIZ	W	
	Power Dissipation for Single Operation (Note 1a)		1. COM. 1.	11.700	
	(Note 1b) (Note 1c)		001.	W 100	
			0.	100	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to	+150	°C

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W

**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6982AS	FDS6982AS	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics	TW WWW. 100X.		TW			1
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_D = 1 \text{ mA} $ $V_{GS} = 0 \text{ V}, \qquad I_D = 250 \text{ uA}$	Q2 Q1	30 30	4		V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 1 mA, Referenced to 25°C $I_D$ = 250 $\mu$ A, Referenced to 25°C	Q2 Q1	M.T.	28 24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q2 Q1	JM.I	CIN	500 1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$	Q2 Q1	OM	TW	±100	nA
On Cha	racteristics (Note 2)	CONT.	Ton	COA	TV		ı
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	Q2	10	1.4	3	V
W- NA T	Coto Throughold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	Q1	1	1.9	3	
$\Delta V_{GS(th)}$ $\Delta T_{.1}$	Gate Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA, Referenced to 25°C	Q2		-3.1	W	mV/°C
COM.	TI TIMIN . IO	I <sub>D</sub> = 250 uA, Referenced to 25°C	Q1	. N.C	-4.3	TW	
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 8.6 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 8.6 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 7.5 \text{ A}$	Q2		11 16 13	13.5 20.0 16.5	mΩ
ON.CO	M.TW WWW	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.3 A V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.3 A, T <sub>J</sub> = 125°C V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 5.6 A	Q1	1.100	20 26 25	28 33 35	N
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V},  V_{DS} = 5 \text{ V}$	Q2 Q1	30 20	07.C	OM	Α
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 8.6 \text{ A}$ $V_{DS} = 5 \text{ V}, \qquad I_{D} = 6.3 \text{ A}$	Q2 Q1		32 19	COD	S
Dynami	c Characteristics	100 Y. OM.TW	N.	-137	700	~0	MIL
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	Q2 Q1		1250 610	7. C	pF
Coss	Output Capacitance	WWW.100Y.COM.TW	Q2 Q1		410 180	01.	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	MANA TOO Y. COM TA	Q2 Q1	W	130 85	V OON	pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15mV, f = 1.0 MHz	Q2 Q1		1.4 2.2	100 In	Ω
Switchin	ng Characteristics (Note 2	MMM.roox.COM.	TW	4	WW	10	o Y.C
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 15 \text{ V},  I_D = 1 \text{ A},$	Q2		9	18	ns
	The Or Bird Time	$V_{GS}$ = 10V, $R_{GEN}$ = 6 $\Omega$	Q1		10	20	-05/
t <sub>r</sub>	Turn-On Rise Time	W 1001.	Q2 Q1		6 7	12 14	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	WW 100Y.C	Q2		27	44	ns
t <sub>f</sub>	Turn-Off Fall Time	N WWW.	Q1 Q2	N	24 11	39 20	ns
Ч	TANN. TO COM.	WWW.Ioo.	Q1	W	3	6	113
$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 15 \text{ V},  I_{D} = 1 \text{ A}, $ $V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$	Q2 Q1	TW	12 12	22 22	ns
t <sub>r</sub>	Turn-On Rise Time	LOW MANY TOO	Q2 Q1	TV	13 14	23 25	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	LIW WWW.IO	Q2 Q1	1. T	19 15	34 27	ns
t <sub>f</sub>	Turn-Off Fall Time	MIW WWW.II	Q2 Q1	oM.	10	20 10	ns
	MMM.1007.C	COM.TW WWW.	100X.C	COM	TW		W
	MM.M.100X	COMITY WWW					

WWW.100Y.COM.TW

WWW.100Y.COM.T

WWW.100Y.COM.TW

VW.100X.COM WW.100Y.CON WWW.100Y.CO WWW.100Y.CG WWW.100Y.C WWW.100Y WWW.100Y WWW.100 WWW.10 WWW. WWW

1100Y.COM.TW

WWW.1001.

COM.TW Y.COM.TW ov.com.TW 100Y.COM.TW 100Y.COM.TW

#### **Electrical Characteristics** (continued)

 $T_{\Delta} = 25^{\circ}C$  unless otherwise noted


Symbo	Parameter	Test Conditions	Туре	Min	Тур	Мах	Units
Switchi	ng Characteristics (Note 2	DAM MMM.100					
Q <sub>g(TOT)</sub>	Total Gate Charge at Vgs=10V	Q2:	Q2	1.	<sub>s:1</sub> 21	30	nC
Total Gate Charge at vgs=10	Total Gate Charge at vgs=10v	$V_{DS} = 15 \text{ V}, I_{D} = 11.5 \text{A}$	Q1		11	15	
Qg		Q1:	Q2	Mr.	12	16	nC
Total Gate Charge at Vgs=5V		$V_{DS} = 15 \text{ V}, I_{D} = 6.3 \text{A}$	Q1		6	9	
Q <sub>gs</sub> Gate—Source Charge		DM.	Q2	O.	3.1		nC
WIT	Gate–Source Charge	MITW	Q1		1.8		
$Q_{gd}$	Coto Duoin Channa	OH WWW	Q2		3.6		nC
	Gate-Drain Charge	W.I.I.	Q1		2.4		

**Drain-Source Diode Characteristics and Maximum Ratings** 

Is	Maximum Continuous Drain-Source Diode Forward Current			Q2 Q1	1.00	$T.M_{\rm O}$	3.0 1.3	Α
Trr	Reverse Recovery Time	I <sub>F</sub> = 11.5 A,	1/1/1	Q2	01.0	19	LA	ns
Qrr	Reverse Recovery Charge	$d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$	(Note 3)		on Y.	12	TW	nC
Trr	Reverse Recovery Time	$I_F = 6.3 A,$	<b>*</b> XX	Q1		20		ns
Qrr	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	(Note 3)		100.	9	Vr.	nC
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 3 \text{ A}$ $V_{GS} = 0 \text{ V}, I_{S} = 6 \text{ A}$ $V_{GS} = 0 \text{ V}, I_{S} = 1.3 \text{ A}$	(Note 2) (Note 2) (Note 2)	Q2 Q2 Q1	N.100	0.5 0.6 0.8	0.7 1.0 1.2	V

#### Notes:


1. R<sub>9JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



78°C/W when mounted on a 0.5in<sup>2</sup> pad of 2 oz copper

WWW.100Y.COM.TW

WWW.100Y.COM.TW



125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper



WWW.100Y.COM.TW

WWW.100Y.C

135°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%
- 3. See "SyncFET Schottky body diode characteristics" below.

100Y.COM.TV

### Typical Characteristics: Q2





Figure 1. On-Region Characteristics.



Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

### Typical Characteristics: Q2






Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

### **Typical Characteristics Q1**




Figure 12. On-Region Characteristics.




Figure 13. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Temperature.




Figure 15. On-Resistance Variation with Gate-to-Source Voltage.




Figure 16. Transfer Characteristics.





Figure 17. Body Diode Forward Voltage Variation with Source Current and Temperature.


### **Typical Characteristics Q1**



600 | C<sub>iss</sub> | C<sub>oss</sub> | C<sub>oss</sub>

Figure 18. Gate Charge Characteristics.








Figure 20. Maximum Safe Operating Area.

Figure 21. Single Pulse Maximum Power Dissipation.





Figure 22. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

### Typical Characteristics (continued)

## SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. **Figure 23** shows the reverse recovery characteristic of the FDS6982AS.



Time: 10nS/DIV

Figure 23. FDS6982AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, **Figure 24** shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6982).




Figure 24. Non-SyncFET (FDS6982) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.





Figure 25. SyncFET body diode reverse leakage versus drain-source voltage and temperature


### **Typical Characteristics**



BV<sub>DSS</sub>
V<sub>DS</sub>
V<sub>DD</sub>
V<sub>DD</sub>

Figure 26. Unclamped Inductive Load Test Circuit

Figure 27. Unclamped Inductive Waveforms







Figure 28. Gate Charge Test Circuit

Figure 29. Gate Charge Waveform






Figure 30. Switching Time Test Circuit

Figure 31. Switching Time Waveforms

WWW.100Y.C



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ ACEx® PDP-SPM™ The Power Franchise® Build it Now™ F-PFS™ Power-SPM™ bwer CorePLUS™ FRFET® PowerTrench® franchise CorePOWER™ Global Power Resource<sup>SM</sup> Programmable Active Droop™ TinvBoost™ **QFET®** CROSSVOLT™ Green FPS™ TinyBuck™ TinyLogic<sup>®</sup> CTL™ Green FPS™ e-Series™ QS™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ EcoSPARK<sup>®</sup> IntelliMAX™ RapidConfigure™ TinyPower™ EfficentMax™ TinyPWM™ **ISOPLANAR™** Saving our world 1mW at a time™ EZSWITCH™ \* SmartMax™ MegaBuck™ TinyWire™ µSerDes™ SMART START™ MICROCOUPLER™ SPM<sup>®</sup> MicroFET™ MicroPak™ STEALTH™ airchild<sup>®</sup> UHC<sup>®</sup> MillerDrive™ SuperFET™ MotionMax™ Ultra FRFET™ Fairchild Semiconductor® SuperSOT™-3 UniFET™ FACT Quiet Series™ Motion-SPM™ SuperSOT™-6 FACT<sup>®</sup> OPTOLOGIC® SuperSOT™-8 VCX™ FAST® OPTOPLANAR® SuperMOS™ VisualMax™ FastvCore<sup>™</sup> SYSTEM ® FlashWriter® \*

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I34

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.