

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

November 1999

FDP8030L/FDB8030L

N-Channel Logic Level PowerTrench® MOSFET

General Description


This N-Channel Logic level MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.

These MOSFETS feature faster switching and lower gate charge than other MOSFETS with comparable $R_{\text{DS}(\text{on})}$ specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.


Features

- 80 A, 30 V. $R_{DS(ON)} = 0.0035 \Omega @ V_{GS} = 10 V$ $R_{DS(ON)} = 0.0045 \Omega @ V_{GS} = 4.5 V$
- Critical DC electrical parameters specified at elevated temperature
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor
- High performance trench technology for extremely low RDS(ON)
- 175°C maximum junction temperature rating





FDB Series



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain-Source Voltage	30		
V _{GSS}	Gate-Source Voltage	±20	JOV	
I _D	Drain Current - Continuous (Note 1)	80	Α	
	- Pulsed (Note 1)	300	100	
P _D	Total Power Dissipation @# T _C = 25°C	187	W	
	Derate above 25°C	1.25	W∘C	
T_J , T_{STG}	Operating and Storage Junction Temperature Range	-65 to +175	°C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	275	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Symbol	Parameter	Test Cond	itions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Note	1)	100 X	WILL	-1		I.
W _{DSS}	Single Pulse Drain-Source	$V_{DD} = 20 \text{ V}, \qquad I_D =$	80 A	M.T		1500	mJ
I _{AR}	Avalanche Energy Maximum Drain-Source Avalanche Current	N WW	W.100 1.1.	$O_{W_{i,j}}$		80	Α
Off Char	acteristics		W.100	co_M	. 1		•
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 J	μΑ	30	LTW	,	V
ΔBV _{DSS} ΔΤ _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referen	44	, CO	23	N	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS}$	= 0 V	, c(Mi	10	μΑ
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS}$	= 0 V	01.0		100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$ V_{DS}	= 0 V	on Y.	OF A	-100	nA
On Char	acteristics (Note 2)	ONL	WWW.	To-	COM,	TW	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250$	μΑ	1	1.5	2	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Refere	nced to 25°C	V.100	-5 0	WIL	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance		= 80 A =125°C	M.10	3.1 4.0	3.5 5.6	mΩ
100 - 1 C	DM.	$V_{GS} = 4.5 \text{ V}, \qquad I_D =$	= 70 A	M.,	3.6	4.5	σW
D(on)	On-State Drain Current	$V_{GS} = 10 \text{ V}, \qquad V_{D}$	os = 10 V	60	100	CON	Α
FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D}$	= 80 A		170	01	S
Dynamic	Characteristics						
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{G}$	$_{iS} = 0 \text{ V},$	MW	10500	M.C.	pF
Coss	Output Capacitance	f = 1.0 MHz		-11	2700	N.C	pF
Prss 40	Reverse Transfer Capacitance	W.1001.	TW	A	1650	JU -	pF
Switchir	g Characteristics (Note 2)	1007.00	1.TW	1/1	-TXN	100x.	
·D(on)	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D}$	= 50 A,		20	35	ns
r TVV	Turn-On Rise Time		$_{\rm GEN}$ = 10 Ω		185	225	ns
D (off)	Turn-Off Delay Time	$R_{GS} = 10 \Omega$			160	200	ns
MA	Turn-Off Fall Time	W 1 100 Y	OM.TW		200	240	ns
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V},$	WILMO		120	170	nC
Q_{gs}	Gate-Source Charge	$I_D = 80 \text{ A}, V_{GS} = 5 \text{ V}$	COMP	V	27	MAI	nC
Q_{gd}	Gate-Drain Charge	1, 100 ·	COM.	«N	48	CIVIVI	nC
	ource Diode Characteristics	and Maximum Ra	atings	- ×1			N.100
s	Maximum Continuous Drain-Source			11/1		80	A A
	Maximum Pulsed Drain-Source Diode		WT		300	Α	
SIVI	The second secon		80 A (Note 1)		1	1.3	V
V _{SD}	Drain-Source Diode Forward Voltage						

WWW.100Y.COM.TW

100Y.COM.TW

WW.100Y.COM WWW.100Y.CO WWW.100Y.CG

> WWW.100Y WWW.100 WWW.10

EW.100Y.COM.TW

WWW.100Y.COM.

WWW.1007

<u>co</u>M.TW

WW.100Y.COM.TW

MMM.100

.00Y.COM.TW

100Y.COM.TW

^{1.} Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%WWW.100Y.COM.TW . yelf

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}}\text{-}3 \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}}\text{-}6 \\ \mathsf{HiSeC^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}}\text{-}8 \\ \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition					
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.					