

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

June 2003

NDS351AN

N-Channel, Logic Level, PowerTrench^ò MOSFET

General Description


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

Features

- 1.4 A, 30 V. $R_{DS(ON)} = 160 \text{ m}\Omega$ @ $V_{GS} = 10 \text{ V}$ $R_{DS(ON)} = 250 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$
- · Ultra-Low gate charge
- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT[™]-3 design for superior thermal and electrical capabilities
- High performance trench technology for extremely low R_{DS(ON)}





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage	N W.	30	V
V _{GSS}	Gate-Source Voltage	TWW.IO	± 20	V N V
I _D	Drain Current - Continuous	(Note 1a)	1.4	A
	– Pulsed	WW	10	WA TO THE
P _D	Power Dissipation for Single Operation	(Note 1a)	0.5	W W
	1001. OM.IV	(Note 1b)	0.46	TWW.
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	WW

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
351A	NDS351AN	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics	N WWW. 100X.C	Mo	TW	•	•
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	30	WT		V
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to $25^{\circ}C$	CO_N	26		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	V.CO	77	1	μΑ
	W. 100 x.	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$	-7 (1)	DMT	10	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	21.0	M	±100	nA
On Char	acteristics (Note 2)	WWW.	001.	70	TW	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.8	2.1	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to $25^{\circ}C$	100 ₂	74	11. T	mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	N.10	92 120 114	160 250 214	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5V$, $V_{DS} = 5 V$	3.5	JO -	$\neg O_{MI}$	Α
G FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 1.4 \text{ A}$	-31	4		S
Dvnamic	Characteristics	ON COMMENT W	11 11.	1005	I.Co.	VII
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, \qquad V_{GS} = 0 \text{ V},$	MA	145	V.CO	pF
C _{oss}	Output Capacitance	f = 1.0 MHz		35	-7 C	pF
C _{rss}	Reverse Transfer Capacitance	100Y. CONT.TW	Ma.	15	0 x .	pF
R _G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$	W	1.6	on Y.	Ω
Switchin	g Characteristics (Note 2)	M. In. COM.	\N	MM.	· ooV	COA
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		3	6	ns
t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		8	16	ns
t _{d(off)}	Turn-Off Delay Time	WW. TOOY.CO. TW		16	29	ns
t _f	Turn-Off Fall Time	MAN TO COMP.		2	4	ns
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V}, \qquad I_{D} = 1.4 \text{ A},$		1.3	1.8	nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 4.5 \text{ V}$		0.5	- 1	nC
Q_{gd}	Gate-Drain Charge	WWW. DOV.COM		0.5	11 41.	nC
Drain-S	ource Diode Characteristics	and Maximum Ratings	XN		WWW	1.10
Is	Maximum Continuous Drain-Source		-1		0.42	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 0.42 \text{ A} \text{(Note 2)}$	LA	0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 1.4 \text{ A}, \qquad d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	TAL	11	44	nS
Q _{rr}	Diode Reverse Recovery Charge	Why we constitute		4		nC

Notes:

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 250°C/W when mounted on a $0.02\ in^2\ pad\ of\ 2\ oz.\ copper.$



WWW.100Y.COM.TW

WWW.100X.C

b) 270°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

MMM.100X;

OOY.COM.TW

.100Y.COM.TV

NW.100X.COM

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Typical Characteristics






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FACT Quiet Series™ LittleFET™ Power247™ SuperSOT™-6 ActiveArray™ **FAST®** MICROCOUPLER™ PowerTrench® SuperSOT™-8 Bottomless™ MicroFET™ **QFET®** SyncFET™ FASTr™ CoolFET™ QSTM MicroPak™ TinyLogic[®] FRFET™ CROSSVOLT™ MICROWIRE™ QT Optoelectronics™ TINYOPTO™ GlobalOptoisolator™ DOME™ TruTranslation™ GTO™ MSXTM Quiet Series™ UHC™ EcoSPARK™ RapidConfigure™ HiSeC™ MSXPro™ E²CMOSTM OCX^{TM} RapidConnect™ UltraFET® I2CTM EnSigna™ OCXPro[™] SILENT SWITCHER® VCX^{TM} ImpliedDisconnect™ FACT™ SMART START™ OPTOLOGIC® **ISOPLANAR™** SPM™ Across the board. Around the world.™ OPTOPLANAR™ Stealth™ PACMAN™ The Power Franchise™ SuperSOT™-3 **POPTM**

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			

Rev. I5