

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# NDS352AP

# P-Channel Logic Level Enhancement Mode Field Effect Transistor


#### **General Description**

These P -Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

### **Features**

- = -0.9 A, -30 V.  $R_{DS(ON)}$  = 0.5  $\Omega$  @  $V_{GS}$  = -4.5 V  $R_{DS(ON)}$  = 0.3  $\Omega$  @  $V_{GS}$  = -10 V.
- Industry standard outline SOT-23 surface mount package using proprietary SuperSOT<sup>TM</sup>-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- Exceptional on-resistance and maximum DC current capability.





## Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter	W 1	NDS352AP	Units
V <sub>DSS</sub>	Drain-Source Voltage	William	-30	100 V
V <sub>GSS</sub>	Gate-Source Voltage - Continuous	A.M.	±20	10V
I <sub>D</sub> Maximum Drain Current - Continuous - Pulsed	Maximum Drain Current - Continuous	(Note 1a)	±0.9	Α
	W WW	±10	10	
$P_{D}$	Maximum Power Dissipation	(Note 1a)	0.5	W
	M. 100 1. COM.	(Note 1b)	0.46	WW.1
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range	T.A.	-55 to 150	°C
THERMA	L CHARACTERISTICS	N.T.W	M. 1001. CON. TW	N TO
R <sub>øJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W
R <sub>øJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	75	°C/W

Electric	cal Characteristics (T <sub>A</sub> = 25°C unles	ss otherwise noted)					
Symbol	Parameter	Conditions	Min	Тур	N		
OFF CHA	RACTERISTICS	COM.	(N				
$BV_{DSS}$	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30				
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, \ V_{GS} = 0 \text{ V}$	LAA				
TY	WWW.100X.CO.	$T_J = 125$ °C	IW				
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	TI				
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$		N	-		
ON CHAR	ACTERISTICS (Note 2)	ON. THE WAY CO	Mr.	-W	•		
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-0.8	-1.7	-		
Y.Co	V.TW WW.100X.	T <sub>J</sub> =125°C	-0.5	-1.4	-		
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_{D} = -0.9 \text{ A}$		0.45	1		
ON.CC	WWW.	T <sub>J</sub> =125°C		0.65			
, v C	OM.	$V_{GS} = -10 \text{ V}, I_{D} = -1 \text{ A}$	Y.CU	0.25	N		
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$	-2	$0_{Mr}$			
$g_{FS}$	Forward Transconductance	$V_{DS} = -5 \text{ V}, \ I_{D} = -0.9 \text{ A}$	\(\mathbb{\sigma}\) \(\sigma\)	1.9			
DYNAMIC	CHARACTERISTICS	1001. OM.TW	$^{700}$ r.	COM			
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, \ V_{GS} = 0 \text{ V},$ f = 1.0 MHz	1007	135	1.		
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	100	88	1		
C <sub>rss</sub>	Reverse Transfer Capacitance		4.0	40			
SWITCHING CHARACTERISTICS (Note 2)							
t <sub>d(on)</sub>	Tum - On Delay Time	$V_{DD} = -6 \text{ V}, I_{D} = -1 \text{ A},$	MN'I	5	CC		
ţ	Turn - On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$	www.	17	C		
t <sub>d(off)</sub>	Turn - Off Delay Time		-187	35			
t, WW	Turn - Off Fall Time	WHY TOOK COME TW	MAN	30	X .		
t <sub>d(on)</sub>	Turn - On Delay Time	$V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$	WW	8	N		
t,	Turn - On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 50 \Omega$	WV	16	00		
$t_{d(off)}$	Turn - Off Delay Time		×11	35	U		
t,	Turn - Off Fall Time		44	30	In		
$\overline{Q_g}$	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_{D} = -0.9 \text{ A},$ $V_{GS} = -4.5 \text{ V}$		2	1.1		
Q <sub>gs</sub>	Gate-Source Charge			0.5	c/M		
$\overline{Q_{gd}}$	Gate-Drain Charge	MAN. JON. COM.		1			

TW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TV

WW.100Y.COM.TW

WWW.

WWW.100Y

WWW.1007

OM.TW

.COM.TW

OOY.COM.TW

WWW.100Y.COM.TW

WWW.11 OY.COM.TW

Flectric	al Characteristics (T <sub>A</sub> = 25°C unle	ess otherwise noted)	V				
Symbol	Parameter Parameter	Conditions	Min	Тур	Max	Un	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I <sub>s</sub>	Maximum Continuous Source Current	WWW. COM	TW		-0.42	,	
I <sub>SM</sub> Maximum Pulsed Drain-Source Diode Forward Current		Forward Current	NI.		-10	1	
SM							

1. Reu, is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. Reuc is guaranteed by url design while  $R_{\scriptscriptstyle \theta CA}$  is determined by the user's board design.

$$P_D(t) = \frac{T_{J} - T_A}{R_{\theta JA}(t)} = \frac{T_{J} - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)@T_J}$$

Typical  $R_{\rm BJA}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 250°C/W when mounted on a 0.02 in² pad of 2oz copper.

W.100Y.COM.TW b. 270°C/W when mounted on a 0.001 in² pad of 2oz copper.





W.100Y.COM.TW

WWW.100Y.COM.T

WWW.100X.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0% WWW.100X.COM

NW.100Y.COM.TW

WWW.100Y.COM WWW.100Y.CO

WWW.100Y.C4

WWW.100Y.G

WWW.1007

WWW.100

M.TW

OM.TW

Y.COM.TW

OOY.COM.TW

WWW.Hov.COM.TW

# **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.

WWW.100Y.COM.




Figure 6. Gate Threshold Variation with Temperature.

# Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit.




Figure 12. Switching Waveforms.

# Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.





Figure 14. Maximum Safe Operating Area.



Figue 15. SuperSOT<sup>™</sup>-3 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 16. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 17. Transient Thermal Response Curve.

Note: Characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

CoolFETTM FRFETTM PACMANTM StealthTM

CROSSVOLTTM GlobalOptoisolatorTM POPTM SuperSOTTM-3

DenseTrench™ Power247™ SuperSOT™-6 GTO™ HiSeC™ SuperSOT™-8 DOME™. PowerTrench® SyncFET™ **ISOPLANAR™ EcoSPARK™** QFET™  $E^2CMOS^{TM}$ TinyLogic™ LittleFET™  $OS^{TM}$ EnSigna™ MicroFET™ QT Optoelectronics™ TruTranslation™

FACT Quiet Series MICROWIRE MICROWIRE SILENT SWITCHER UltraFET UltraFET

STAR\*POWER is used under license

## **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			

Rev. H4