


**IRFB4610PbF**  
**IRFS4610PbF**  
**IRFSL4610PbF**

### Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits
- Lead-Free

### Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and di/dt Capability



HEXFET® Power MOSFET	
$V_{DSS}$	100V
$R_{DS(on)}$ typ.	11mΩ
$R_{DS(on)}$ max.	14mΩ
$I_D$	73A



### Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	73	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	52	
$I_{DM}$	Pulsed Drain Current ④	290	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	190	W
	Linear Derating Factor	1.3	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$dV/dt$	Peak Diode Recovery ③	7.6	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

### Avalanche Characteristics

$E_{AS}$ (Thermally limited)	Single Pulse Avalanche Energy ②	370	mJ
$I_{AR}$	Avalanche Current ①	See Fig. 14, 15, 16a, 16b,	A
$E_{AR}$	Repetitive Avalanche Energy ④		mJ

### Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑧	—	0.77	
$R_{\theta CS}$	Case-to-Sink, Flat Greased Surface , TO-220	0.50	—	°C/W
$R_{\theta JA}$	Junction-to-Ambient, TO-220 ⑧	—	62	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) , D²Pak ⑦⑧	—	40	

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.085	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$ ①
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	11	14	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 44\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 100\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 100V, V_{GS} = 0V$
		—	—	250	$\mu\text{A}$	$V_{DS} = 100V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-200	nA	$V_{GS} = -20V$
$R_G$	Gate Input Resistance	—	1.5	—	$\Omega$	$f = 1\text{MHz}$ , open drain

**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	73	—	—	S	$V_{DS} = 50V, I_D = 44\text{A}$
$Q_g$	Total Gate Charge	—	90	140	nC	$I_D = 44\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	20	—	nC	$V_{DS} = 80V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	36	—	nC	$V_{GS} = 10V$ ④
$t_{d(on)}$	Turn-On Delay Time	—	18	—	ns	$V_{DD} = 65V$
$t_r$	Rise Time	—	87	—	ns	$I_D = 44\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	53	—	ns	$R_G = 5.6\Omega$
$t_f$	Fall Time	—	70	—	ns	$V_{GS} = 10V$ ④
$C_{iss}$	Input Capacitance	—	3550	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	260	—	pF	$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	—	150	—	pF	$f = 1.0\text{MHz}$
$C_{oss}$ eff. (ER)	Effective Output Capacitance (Energy Related)	—	330	—	pF	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ⑥, See Fig.11
$C_{oss}$ eff. (TR)	Effective Output Capacitance (Time Related)	—	380	—	pF	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V$ ⑤, See Fig. 5

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	73	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	290	A	
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 44\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	35	53	ns	$T_J = 25^\circ\text{C}$ $V_R = 85V$ ,
		—	42	63	ns	$T_J = 125^\circ\text{C}$ $I_F = 44\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	44	66	nC	$T_J = 25^\circ\text{C}$ $di/dt = 100\text{A}/\mu\text{s}$ ④
		—	65	98	nC	$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	2.1	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

① Repetitive rating; pulse width limited by max. junction temperature.

② Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.39\text{mH}$

$R_G = 25\Omega$ ,  $I_{AS} = 44\text{A}$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.

③  $I_{SD} \leq 44\text{A}$ ,  $di/dt \leq 660\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .


④ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

⑤  $C_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


⑥  $C_{oss}$  eff. (ER) is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

⑦ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.


⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics



**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage

# IRF/B/S/SL4610PbF

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-34970699  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

International  
 Rectifier




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage







Fig 12. Maximum Avalanche Energy Vs. DrainCurrent



**Fig 13.** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Fig 14.** Typical Avalanche Current vs. Pulsewidth



**Fig 15.** Maximum Avalanche Energy vs. Temperature

**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
 (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as neither  $T_{jmax}$  nor  $I_{av} (max)$  is exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_D (ave)$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$P_D (ave) = 1/2 ( 1.3 \cdot BV \cdot I_{av} ) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS (AR)} = P_D (ave) \cdot t_{av}$$




Fig. 16. Threshold Voltage Vs. Temperature




Fig. 17 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 18 - Typical Recovery Current vs. di<sub>f</sub>/dt




Fig. 19 - Typical Stored Charge vs. di<sub>f</sub>/dt








Fig. 20 - Typical Stored Charge vs. di<sub>f</sub>/dt




**Fig 21.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 22a.** Unclamped Inductive Test Circuit




**Fig 22b.** Unclamped Inductive Waveforms




**Fig 23a.** Switching Time Test Circuit



**Fig 23b.** Switching Time Waveforms



**Fig 24a.** Gate Charge Test Circuit




**Fig 24b.** Gate Charge Waveform

# IRF/B/S/SL4610PbF

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-34970699  
胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

International  
**IR** Rectifier

### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASM Y14.5M- 1994.
2. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
3. LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. DIMENSION b1 & c1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION : INCHES.
7. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1
8. DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.

### LEAD ASSIGNMENTS

**HEXFET**  
1.- GATE  
2.- DRAIN  
3.- SOURCE

### IGBTs, C-OPACK

1.- GATE  
2.- COLLECTOR  
3.- Emitter

### DIODES

1.- ANODE/OPEN  
2.- CATHODE  
3.- ANODE

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	3.56	4.82	.140	.190		
A1	0.51	1.40	.020	.055		
A2	2.04	2.92	.080	.115		
b	0.38	1.01	.015	.040		
b1	0.38	0.96	.015	.038	5	
b2	1.15	1.77	.045	.070		
b3	1.15	1.73	.045	.068		
c	0.36	0.61	.014	.024		
c1	0.36	0.56	.014	.022	5	
D	14.22	16.51	.560	.650	4	
D1	8.38	9.02	.330	.355		
D2	12.19	12.88	.480	.507	7	
E	9.66	10.66	.380	.420	4,7	
E1	8.38	8.89	.330	.350	7	
e	2.54	BSC	.100	BSC		
e1	5.08		.200	BSC		
H1	5.85	6.55	.230	.270	7,8	
L	12.70	14.73	.500	.580		
L1	-	6.35	-	.250	3	
ØP	3.54	4.08	.139	.161		
Q	2.54	3.42	.100	.135		
Ø	90°-93°		90°-93°			

## TO-220AB Part Marking Information


EXAMPLE: THIS IS AN IRF1010

LOT CODE 1789

ASSEMBLED ON WW 19, 2000

IN THE ASSEMBLY LINE "C"


Note: "P" in assembly line position indicates "Lead - Free"



TO-220AB packages are not recommended for Surface Mount Application.

## TO-262 Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. CONTROLLING DIMENSION: INCH.
7. OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1	2.03	3.02	.080	.119		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	—	.270	—	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	—	.245	—	4	
e	2.54	BSC	.100	BSC		
L	13.46	14.10	.530	.555		
L1	—	1.65	—	.065	4	
L2	3.56	3.71	.140	.146		

### LEAD ASSIGNMENTS

#### HEXFET

1. GATE
2. DRAIN
3. SOURCE
4. DRAIN


#### IGBTs, CoPACK

1. GATE
2. COLLECTOR
3. Emitter
4. COLLECTOR


## TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L  
LOT CODE 1789  
ASSEMBLED ON WW 19, 1997  
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



OR




# IRF/B/S/SL4610PbF

## D<sup>2</sup>Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-34970699  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

International  
 Rectifier



### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
5. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
7. CONTROLLING DIMENSION: INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MIN.	MAX.	
A	4.06	.483	
A1	0.00	.0254	
b	0.51	.99	
b1	0.51	.89	
b2	1.14	1.78	
b3	1.14	1.73	
c	0.38	0.74	
c1	0.38	0.58	
c2	1.14	1.65	
D	8.38	9.65	
D1	6.86	—	
E	9.65	10.67	
E1	6.22	—	
e	2.54	BSC	
H	14.61	15.88	
L	1.78	2.79	
L1	—	1.65	
L2	1.27	1.78	
L3	0.25	BSC	
L4	4.78	5.28	
		.100 BSC	
		.010 BSC	
		.188 .208	

### LEAD ASSIGNMENTS

#### HEXFET

1. GATE
2. 4. DRAIN
3. SOURCE

#### IGBTs, CoPACK

1. GATE
2. 4. COLLECTOR
3. Emitter

#### DIODES

1. ANODE \*
2. 4. CATHODE
3. ANODE



\* PART DEPENDENT.

## D<sup>2</sup>Pak (TO-263AB) Part Marking Information







EXAMPLE: THIS IS AN IRF530S WITH  
 LOT CODE 8024  
 ASSEMBLED ON WW 02, 2000  
 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position  
 indicates "Lead - Free"

OR



## D<sup>2</sup>Pak (TO-263AB) Tape & Reel Information



- NOTES :
1. COMFORMS TO EIA-418.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION MEASURED @ HUB.
  4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.

勝特力材料 886-3-5753170  
 胜特力电子(上海) 86-21-34970699  
 胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)