


勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-34970699  
胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

# IRFR3806PbF

# IRFU3806PbF

## Applications

- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits



<b>V<sub>DSS</sub></b>	<b>60V</b>
<b>R<sub>DS(on)</sub></b> typ.	<b>12.6mΩ</b>
	<b>max.</b> <b>15.8mΩ</b>
<b>I<sub>D</sub></b>	<b>43A</b>

## Benefits

- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability



G	D	S
Gate	Drain	Source

## Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	43	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	31	
I <sub>DM</sub>	Pulsed Drain Current ①	170	W
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	71	
	Linear Derating Factor	0.47	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	24	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

## Avalanche Characteristics

E <sub>AS</sub> (Thermally limited)	Single Pulse Avalanche Energy ②	73	mJ
I <sub>AR</sub>	Avalanche Current ①	25	A
E <sub>AR</sub>	Repetitive Avalanche Energy ④	7.1	mJ

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case ⑧	—	2.12	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat Greased Surface	0.50	—	
R <sub>θJA</sub>	Junction-to-Ambient ⑦⑧	—	62	

Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.075	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 5\text{mA}$ ①
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	12.6	15.8	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 25\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 50\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 60V, V_{GS} = 0V$
		—	—	250	—	$V_{DS} = 48V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$V_{GS} = -20V$

Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	41	—	—	S	$V_{DS} = 10V, I_D = 25\text{A}$
$Q_g$	Total Gate Charge	—	22	30	nC	$I_D = 25\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	5.0	—	—	$V_{DS} = 30V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	6.3	—	—	$V_{GS} = 10V$ ④
$Q_{\text{sync}}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	28.3	—	—	$I_D = 25\text{A}, V_{DS} = 0V, V_{GS} = 10V$
$R_{G(\text{int})}$	Internal Gate Resistance	—	0.79	—	$\Omega$	—
$t_{d(\text{on})}$	Turn-On Delay Time	—	6.3	—	ns	$V_{DD} = 39V$
$t_r$	Rise Time	—	40	—	—	$I_D = 25\text{A}$
$t_{d(\text{off})}$	Turn-Off Delay Time	—	49	—	—	$R_G = 20\Omega$
$t_f$	Fall Time	—	47	—	—	$V_{GS} = 10V$ ④
$C_{iss}$	Input Capacitance	—	1150	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	130	—	—	$V_{DS} = 50V$
$C_{rss}$	Reverse Transfer Capacitance	—	67	—	—	$f = 1.0\text{MHz}$
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related) ⑥	—	190	—	—	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ ⑥
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related) ⑤	—	230	—	—	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 60V$ ⑤

## Diode Characteristics


Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	43	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	170	—	—
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 25\text{A}, V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	22	33	ns	$T_J = 25^\circ\text{C}$ $V_R = 51V$ ,
		—	26	39	—	$T_J = 125^\circ\text{C}$ $I_F = 25\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	17	26	nC	$T_J = 25^\circ\text{C}$ $dI/dt = 100\text{A}/\mu\text{s}$ ④
		—	24	36	—	$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	1.4	—	A	$T_J = 25^\circ\text{C}$
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by  $T_{J\text{max}}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.23\text{mH}$   $R_G = 25\Omega$ ,  $I_{AS} = 25\text{A}$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.
- ③  $I_{SD} \leq 25\text{A}$ ,  $dI/dt \leq 1580\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$ .
- ④ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤  $C_{oss \text{ eff. (TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑥  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑦ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑧  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics









**Fig 4.** Normalized On-Resistance vs. Temperature



**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage

**Fig 7.** Typical Source-Drain Diode Forward Voltage**Fig 8.** Maximum Safe Operating Area**Fig 9.** Maximum Drain Current vs. Case Temperature**Fig 10.** Drain-to-Source Breakdown Voltage**Fig 11.** Typical  $C_{oss}$  Stored Energy**Fig 12.** Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Typical Avalanche Current vs.Pulsewidth



Notes on Repetitive Avalanche Curves , Figures 14, 15:  
 (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))






1. Avalanche failures assumption:  
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $\Delta T_j$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13



$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$

Fig 15. Maximum Avalanche Energy vs. Temperature


**Fig. 16.** Threshold Voltage vs. Temperature**Fig. 17 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 18 -** Typical Recovery Current vs.  $di_f/dt$ **Fig. 19 -** Typical Stored Charge vs.  $di_f/dt$ **Fig. 20 -** Typical Stored Charge vs.  $di_f/dt$




**Fig 20.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 21a.** Unclamped Inductive Test Circuit




**Fig 21b.** Unclamped Inductive Waveforms




**Fig 22a.** Switching Time Test Circuit



**Fig 22b.** Switching Time Waveforms




**Fig 23a.** Gate Charge Test Circuit



**Fig 23b.** Gate Charge Waveform

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



## NOTES:

1. - DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. - DIMENSION ARE SHOWN IN INCHES [MILLIMETERS]
3. - LEAD DIMENSION UNCONTROLLED IN L5.
4. - DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
5. - SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
6. - DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [.013] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
7. - DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
8. - DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
9. - OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

S Y M B O L	DIMENSIONS				N O T E S	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	2.18	2.39	.086	.094		
A1	-	0.13	-	.005		
b	0.64	0.89	.025	.035	7	
b1	0.65	0.79	.025	.031		
b2	0.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215	4	
c	0.46	0.61	.018	.024		
c1	0.41	0.56	.016	.022	7	
c2	0.46	0.89	.018	.035		
D	5.97	6.22	.235	.245	6	
D1	5.21	-	.205	-	4	
E	6.35	6.73	.250	.265	6	
E1	4.32	-	.170	-	4	
e	2.29 BSC	-	.090 BSC	-		
H	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74 BSC	-	.108 REF.	-		
L2	0.51 BSC	-	.020 BSC	-		
L3	0.89	1.27	.035	.050	4	
L4	-	1.02	-	.040		
L5	1.14	1.52	.045	.060	3	
Ø	0°	10°	0°	10°		
Ø1	0°	15°	0°	15°		
Ø2	25°	35°	25°	35°		

LEAD ASSIGNMENTSHEXFET

1. - GATE
2. - DRAIN
3. - SOURCE
4. - DRAIN

IGBT & CoPAK


1. - GATE
2. - COLLECTOR
3. - Emitter
4. - COLLECTOR

## D-Pak (TO-252AA) Part Marking Information


EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 2001  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates "Lead-Free"

"P" in assembly line position indicates  
"Lead-Free" qualification to the consumer-level




OR



Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS]

3.- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4.- THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.

5.- LEAD DIMENSION UNCONTROLLED IN L3.

6.- DIMENSION b1, b3 & c1 APPLY TO BASE METAL ONLY.

7.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA (Date 06/02).

8.- CONTROLLING DIMENSION : INCHES.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	.086	.094	
A1	0.89	1.14	.035	.045	
b	0.64	0.89	.025	.035	
b1	0.65	0.79	.025	.031	6
b2	0.76	1.14	.030	.045	
b3	0.76	1.04	.030	.041	6
b4	4.95	5.46	.195	.215	4
c	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	6
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	3
D1	5.21	—	.205	—	4
E	6.35	6.73	.250	.265	3
E1	4.32	—	.170	—	4
e	2.29 BSC		.090 BSC		
L	8.89	9.65	.350	.380	
L1	1.91	2.29	.045	.090	
L2	0.89	1.27	.035	.050	4
L3	1.14	1.52	.045	.060	5
ø1	0°	15°	0°	15°	
ø2	25°	35°	25°	35°	

### LEAD ASSIGNMENTS

#### HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 2001  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates Lead-Free™

OR


INTERNATIONAL  
RECTIFIER  
LOGO  
ASSEMBLY  
LOT CODE



PART NUMBER

DATE CODE  
YEAR 1 = 2001  
WEEK 19  
LINE A

INTERNATIONAL  
RECTIFIER  
LOGO  
ASSEMBLY  
LOT CODE




PART NUMBER  
DATE CODE  
P = DESIGNATES LEAD-FREE  
PRODUCT (OPTIONAL)  
YEAR 1 = 2001  
WEEK 19  
A = ASSEMBLY SITE CODE

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>


## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Data and specifications subject to change without notice.  
 This product has been designed and qualified for the Industrial market.  
 Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 03/08

[www.irf.com](http://www.irf.com)