

# International IR Rectifier

- Logic-Level Gate Drive
- Ultra Low On-Resistance
- Surface Mount (IRLR2703)
- Straight Lead (IRLU2703)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.

## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	23 ⑤	
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	16	A
$I_{DM}$	Pulsed Drain Current ①	96	
$P_D @ T_C = 25^\circ C$	Power Dissipation	45	W
	Linear Derating Factor	0.30	W/ $^{\circ}C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 16$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	77	mJ
$I_{AR}$	Avalanche Current ①	14	A
$E_{AR}$	Repetitive Avalanche Energy ①	4.5	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 175	
$T_{STG}$	Storage Temperature Range		$^{\circ}C$
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	3.3	
$R_{\theta JA}$	Case-to-Ambient (PCB mount)**	—	50	$^{\circ}C/W$
$R_{\theta JA}$	Junction-to-Ambient	—	110	

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).


For recommended footprint and soldering techniques refer to application note #AN-994

[www.irf.com](http://www.irf.com)


PD-95083A

# IRLR/U2703PbF

HEXFET® Power MOSFET




$V_{DSS} = 30V$
$R_{DS(on)} = 0.045\Omega$
$I_D = 23A$ ⑤




# IRLR/U2703PbF

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.030	—	$\text{V}^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.045	$\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 14\text{A}$ ④
		—	—	0.065		$V_{\text{GS}} = 4.5\text{V}$ , $I_D = 12\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.0	—	—	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	6.4	—	—	S	$V_{\text{DS}} = 25\text{V}$ , $I_D = 14\text{A}$ ⑦
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 30\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 24\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 16\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -16\text{V}$
$Q_g$	Total Gate Charge	—	—	15	nC	$I_D = 14\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	4.6		$V_{\text{DS}} = 24\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	9.3		$V_{\text{GS}} = 4.5\text{V}$ , See Fig. 6 and 13 ④⑦
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	8.5	—	ns	$V_{\text{DD}} = 15\text{V}$
$t_r$	Rise Time	—	140	—		$I_D = 14\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	12	—		$R_G = 12\Omega$ , $V_{\text{GS}} = 4.5\text{V}$
$t_f$	Fall Time	—	20	—		$R_D = 1.0\Omega$ , See Fig. 10 ④⑦
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ⑥
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{\text{iss}}$	Input Capacitance	—	450	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	210	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	110	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑦


## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	23 ⑤	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	96		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_S = 14\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	65	97	ns	$T_J = 25^\circ\text{C}$ , $I_F = 14\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	140	210	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑦
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				


### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ②  $V_{\text{DD}} = 15\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 570\mu\text{H}$ ,  $R_G = 25\Omega$ ,  $I_{\text{AS}} = 14\text{A}$ . (See Figure 12)
- ③  $I_{\text{SD}} \leq 14\text{A}$ ,  $dI/dt \leq 140\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


- ⑤ Calculated continuous current based on maximum allowable junction temperature; Package limitation current = 20A.
- ⑥ This is applied for I-PAK,  $L_S$  of D-PAK is measured between lead and center of die contact.
- ⑦ Uses IRL2703 data and test conditions.




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
 Vs. Temperature


# IRLR/U2703PbF




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case


# IRLR/U2703PbF




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform





**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

## Peak Diode Recovery dv/dt Test Circuit




\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETs

# IRLR/U2703PbF

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M - 1994.
2. DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN LS.
- 4.0 DIMENSION D IS THE MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.0 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .003 [0.078] AND .010 [0.254] FROM THE LEAD TIP.
- 6.0 DIMENSIONS D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .003 [0.078] IN THICKNESS. ALL DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS		
	MILLIMETERS	INCHES	NOTES
	MM	IN.	MM
A	2.18	.085	.084
A1	1.32	.052	.055
b	.044	.017	.025
b1	.044	.017	.025
b2	.044	.017	.025
b3	.078	.031	.045
b4	.495	.019	.215
c	.044	.017	.025
c1	.041	.016	.023
c2	.041	.016	.023
D	.597	.023	.245
E	.521	.020	-
E1	.488	.019	.025
E2	.488	.019	.025
E3	.488	.019	.025
E4	.488	.019	.025
F	.420	.016	.017
G	.239	.009	.009
H	.940	.037	.040
I	.140	.005	.070
L1	2.18 MM	.085 IN.	
L2	2.00 MM	.079 IN.	
L3	.089	.003	.050
L4	.127	.005	.050
L5	.144	.005	.060
L6	.144	.005	.060
L7	.07	.003	.030
L8	.07	.003	.030

### LEAD ASSIGNMENTS

- HEXFET
- 1 - GATE
  - 2 - DRAIN
  - 3 - SOURCE
  - 4 - DRAIN


### IRIS-CoPACK

- 1 - GATE
- 2 - COLLECTOR
- 3 - Emitter
- 4 - Collector


## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates "Lead-Free"



OR




International  
**IR** Rectifier

# IRLR/U2703PbF

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PEER SIDE THESE DIMENSIONS ARE MEASURED AT THE OUTER MOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION  $b_4$ ,  $L_2$ ,  $E_1$  &  $D_1$ .
- 5 LEAD DIMENSION UNCONTROLLED IN  $L_3$ .
- 6 DIMENSION  $b_1$ ,  $b_3$  APPLY TO BASE METAL ONLY.
- 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251A.
- 8 CONTROLLING DIMENSION : INCHES.

### LEAD ASSIGNMENTS

SYMBOL	DIMENSIONS		NOTES
	MILLIMETERS	INCHES	
	MM. MIN.	MM. MAX.	
A1	2.18	.239	.096 .094
A1	0.89	1.14	0.035 0.045
b	0.64	0.89	0.025 0.035
b1	0.64	0.79	0.025 0.031
b2	0.76	1.14	0.030 0.045
b3	0.76	1.04	0.030 0.041
b4	5.00	5.46	0.195 0.215
c	0.46	0.61	0.018 0.024
c1	0.41	0.56	0.016 0.022
c2	.046	0.86	0.018 0.035
D	5.97	6.22	0.235 0.245
D1	5.21	-	0.205 -
E	6.35	6.73	0.250 0.265
E1	4.32	-	0.170 -
e	2.29		0.090 BSC
L	8.89	9.60	0.350 0.380
L1	1.91	2.29	0.075 0.090
L2	0.89	1.27	0.035 0.050
L3	1.14	1.52	0.045 0.060
B1	0	15'	0" 15"



HEXFET  
1.- GATE  
2.- DRAIN  
3.- SOURCE  
4.- DRAIN

## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line  
position indicates "Lead-Free"

OR




# IRLR/U2703PbF

勝特力材料 886-3-5753170  
胜特力电子(上海) 86-21-34970699  
胜特力电子(深圳) 86-755-83298787  
[Http://www.100y.com.tw](http://www.100y.com.tw)

International  
**IR** Rectifier


## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 12/04

[www.irf.com](http://www.irf.com)