TRANSFER-MOLD TYPE INSULATED TYPE

PS21265



INTEGRATED POWER FUNCTIONS

600V/20A low-loss 5th generation IGBT inverter bridge for three phase DC-to-AC power conversion


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS

- For upper-leg IGBTs :Drive circuit, High voltage high-speed level shifting, Control supply under-voltage (UV) protection.
- For lower-leg IGBTs: Drive circuit, Control supply under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling: Corresponding to an SC fault (Lower-side IGBT) or a UV fault (Lower-side supply).
- Input interface: 3, 5V line compatible. (High Active)
- UL Approved : Yellow Card No. E80276

APPLICATION

AC100V~200V three-phase inverter drive for small power motor control.





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

PS21265-P/AP

TRANSFER-MOLD TYPE **INSULATED TYPE**

Fig. 2 INTERNAL FUNCTIONS BLOCK DIAGRAM (TYPICAL APPLICATION EXAMPLE) CBV-CBW C1 : Tight tolerance, temp-compensated electrolytic type (Note: The capacitance value depends on the PWM control scheme used in the applied system.) C2: 0.22~2µF R-category ceramic capacitor for noise filtering (Note 6) DIP-IPM Inrush current limiter circuit AC line input H-side IGBTs (Note 4) M AC line output L-side IGBTs VNC Z : ZNR (Surge absorber) Drive circuit C : AC filter (Ceramic capacitor 2.2~6.5nF) (Note : Additionally, an appropriate line-to line surge absorber circuit may become necessary Prote Input signal conditioning Fo logic depending on the application environment.) Low-side input (PWM) (3, 5V line) (Note 1, 2) Fault output (5V line) (Note 3, 5) V_{NC} V_I (15V line) The logic of input signal is high-active. The DIP-IPM input signal section integrates a 2.5kΩ(min) pull-down resistor. If using external RC filter, pay attention to satisfy the turn-on/off threshold voltage requirement. By virtue of integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer. Note1: isolation is possible. This output is open drain type. The signal line should be pulled up to the positive side of the 5V power supply with approximately $10k\Omega$ resistor. The wiring between the power DC link capacitor and the P, N1 terminals should be as short as possible to protect the DIP-IPM against catastrophic high surge voltages. For extra precaution, a small film type snubber capacitor $(0.1-0.22\mu\text{F}, \text{high voltage type})$ is recommended to be mounted close to these P & N1 DC power input pins. Fo output pulse width should be decided by putting external capacitor between CFO and Vnc terminals. (Example : CFo=22nF → tFo=1.8ms (Typ.)) High voltage (600V or more) and fast recovery type (less than 100ns) diodes should be used in the bootstrap circuit.

Fig. 3 EXTERNAL PART OF THE DIP-IPM PROTECTION CIRCUIT DIP-IPM Short Circuit Protective Function (SC): SC protection is achieved by sensing the L-side DC-Bus current (through the external shunt resistor) after allowing a suitable filtering time (defined by the RC circuit). When the sensed shunt voltage exceeds the SC trip-level, all the L-side IGBTs are turned Drive circu OFF and a fault signal (Fo) is output. Since the SC fault may be repetitive, it is recommended to stop the system when the Fo signal is received and check the fault. Ic (A) H-side IGBT External protection circuit c R CIN 2 In the recommended external protection circuit, please select the RC Note1: tw (us) time constant in the range 1.5–2.0µs. To prevent erroneous protection operation, the wiring of A, B, C should be as short as possible

To prevent ICs from surge destruction, it is recommended to insert a Zener diode (24V, 1W) between each control supply terminals.



TRANSFER-MOLD TYPE **INSULATED TYPE**

MAXIMUM RATINGS (Tj = 25°C, unless otherwise noted)

INVERTER PART

MAXIMUM	I RATINGS (Tj = 25°C, unless otherwis	e noted)		
INVERTER Symbol		Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
VCES	Collector-emitter voltage	M. To C.	600	V
±IC	Each IGBT collector current	Tc = 25°C	20	А
±ICP	Each IGBT collector current (peak)	Tc = 25°C, less than 1ms	40	А
Pc	Collector dissipation	Tc = 25°C, per 1 chip	51.2	W
Tj .	Junction temperature	(Note 1)	-20~+125	°C

Note 1 : The maximum junction temperature rating of the power chips integrated within the DIP-IPM is 150°C (@ Tc ≤ 100°C) however, to insure safe operation of the DIP-IPM, the average junction temperature should be limited to Tj(ave) ≤ 125°C (@ Tc ≤ 100°C).


CONTROL (PROTECTION) PART

Symbol Parameter		Condition	Ratings	Unit
VD	Control supply voltage	Applied between VP1-VPC, VN1-VNC	20	V
VDB	Control supply voltage	Applied between Vufb-Vufs, Vvfb-Vvfs, Vwfb-Vwfs	20	V
VIN	Input voltage	Applied between UP, VP, WP-VPC, UN, VN, WN-VNC	-0.5~VD+0.5	V
VFO	Fault output supply voltage	Applied between Fo-VNC	-0.5~VD+0.5	V
IFO	Fault output current	Sink current at Fo terminal	001.0	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD+0.5	V

TOTAL SYSTEM

122	3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	The state of the s	0.0 15.00		
TOTAL SY	STEM				
Symbol	Parameter	Condition	Ratings	Unit	
VCC(PROT)	Self protection supply voltage limit (short circuit protection capability)	VD = 13.5~16.5V, Inverter part Tj = 125°C, non-repetitive, less than 2 μs	400	O.V.	
Tc	Module case operation temperature	(Note 2)	−20~+100	°C	
Tstg	Storage temperature	COMMINION COMMINION	-40~+125	°C	
Viso	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connecting pins to heat-sink plate	2500	Vrms	

Note 2: To measurement point



特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw WWW.100Y.COM.TW



WW.100Y.COM.TW

TRANSFER-MOLD TYPE **INSULATED TYPE**

THERMAL RESISTANCE

Symbol Parameter	Condition		Limits			
			Тур.	Max.	Unit	
Rth(j-c)Q	Junction to case thermal	Inverter IGBT part (per 1/6 module)	VI	_	1.95	°C/W
Rth(j-c)F	resistance (Note 3)	Inverter FWDi part (per 1/6 module)	77	N —	3.00	°C/W
Rth(c-f)F	Contact thermal resistance	Case to fin (per 1 module) thermal grease applied	$O_{\overline{M}_{\overline{k}}}$.	- XX	0.067	°C/W

Note 3 : Grease with good thermal conductivity should be applied evenly with a thickness of about +100μm~+200μm on the contact surface of DIP-IPM and heat-sink.

ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted) **INVERTER PART**

Course of	Paramatan WW	The state of the s	Condition	1007.0	Limits		
Symbol Parameter		M. In. COM	Condition		Тур.	Max.	Unit
V05(+)	Collector-emitter saturation	VD = VDB = 15V	Ic = 20A, Tj = 25°C	1.100-	1.55	2.05	.,
VCE(sat)	voltage	VIN = 5V	Ic = 20A, Tj = 125°C	Long Y.	1.65	2.15	V
VEC	FWDi forward voltage	Tj = 25°C, -Ic = 20A, VIN = 0V		N 12-	1.50	2.00	V
ton	W W	Vcc = 300V, VD = VDB = 15V	0.65	1.25	1.85	μS	
trr	CONT.		1	0.30	-W	μS	
tc(on)	Switching times	Ic = 20A, Tj = 125°C	$IC = 20A$, $T_i = 125^{\circ}C$, $VIN = 0 \Leftrightarrow 5V$		0.40	0.60	μs
toff	COMP	Inductive load (upper-lower arm)		11 - 10	1.50	2.10	μS
tc(off)	COMIT	J. 21M Joo.	COM.		0.50	0.80	μs
loco 4	Collector-emitter cut-off	Var. Vara	Tj = 25°C	311	$00\bar{x}$.	11.7	m A
ICES	current	VCE = VCES	T _i = 125°C	7/1/2/	- 1	10	mA

CONTROL (PROTECTION) PART

ICES	current	VCE = VCES	Tj = 125°C	$\sqrt{1/\sqrt{1}}$	-51	10	ША
CONTRO	L (PROTECTION) PART						
0 141	100 - ON. T	111	100 mc ON		Limits		
Symbol	Parameter	M.M.	Condition		Тур.	Max.	Unit
-01	N.In. COM.	VD = VDB = 15V	Total of VP1-VPC, VN1-VNC	-	AAT:	7.00	mA
- 41 Au	D Circuit current	VIN = 5V	VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	3 -	-1 31 13	0.55	mA
ID	Circuit current	VD = VDB = 15V	Total of VP1-VPC, VN1-VNC	-4/	AA	7.00	mA
14.	M 1001.	VIN = 0V	VUFB-VUFS, VVFB-VVFS, VWFB-VWFS	s —		0.55	mA mA V V V MA V
VFOH	Fault autolik valtage	Vsc = 0V, Fo circuit pull-up to 5V with 10kΩ Vsc = 1V, IFo = 1mA		4.9	N	1007	V
VFOL	Fault output voltage			_	4	0.95	V
VSC(ref)	Short circuit trip level	$T_{C} = -20 \sim 100^{\circ} \text{C}, V_{D} = 15V$ (Note 4)		0.45		0.52	V
lin	Input current	VIN = 5V	WWW. OV.CO	1.0	1.5	2.0	mA
UVDBt	W 100 - 0M	Trip level	10.0	_	12.0	V	
UVDBr	Control supply under-voltage	T: 10500	Reset level	10.5	7//	12.5	V
UVDt	protection	Tj ≤ 125°C	Trip level	10.3		12.5	V
UVDr	11001.00	WT.IV	Reset level	10.8	_	13.0	V
tFO	Fault output pulse width	CFO = 22nF	(Note 5)	1.0	1.8	NT.	ms
Vth(on)	ON threshold voltage	Applied between I	In Vo Wo Voo Ha Va Wa Vao	2.1	2.3	2.6	V
Vth(off)	OFF threshold voltage	Applied between C	JP, VP, WP-VPC, UN, VN, WN-VNC	0.8	1.4	2.1	V

Note 4: Short circuit protection is functioning only at the low-arms. Please select the external shunt resistance such that the SC trip-level is

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw



NW.100Y.COM.TW

less than 2.0 times of the collector current rating (20A).


5: Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulsewidth tFO depends on the capacitance value of CFO according to the following approximate equation: CFO = 12.2 × 10⁻⁶ × tFO [F].

TRANSFER-MOLD TYPE **INSULATED TYPE**

MECHANICAL CHARACTERISTICS AND RATINGS

TW Dewleter 1007		100 y	Limits			Llmit
Parameter Condition		ondition	Min.	Тур.	Max.	Unit
Mounting torque	Mounting screw : M4	Recommended: 1.18 N·m	0.98	_	1.47	N·m
Weight	COM	MAN AL COLICE		54	_	g
Heat-sink flatness		(Note 6)	-50	-1	100	μm

Note 6: WW.100Y.COM



RECOMMENDED OPERATION CONDITIONS

V 1 10	N.CO. T.W	The state of the s		Reco	Recommended value		
Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
Vcc	Supply voltage	Applied between P-N		0	300	400	V
VD	Control supply voltage	Applied between VP1-VPC, VN1-	Applied between VP1-VPC, VN1-VNC		15.0	16.5	V
VDB	Control supply voltage	Applied between VUFB-VUFS, VV	/FB-VVFS, VWFB-VWFS	13.0	15.0	18.5	V
ΔV D, ΔV DB	Control supply variation	1111.	TIL	41	-x-10	1	V/µs
tdead	Arm shoot-through blocking time	For each input signal, Tc ≤ 100°	COMP	2	114.	L C	μs
fPWM	PWM input frequency	Tc ≤ 100°C, Tj ≤ 125°C			- TV 1	20	kHz
lo Allowable r.m.s. current	VCC = 300V, VD = VDB = 15V,	fPWM = 5kHz	-1/	W	14.0	Arms	
	P.F = 0.8, sinusoidal PWM TC \leq 100°C, Tj \leq 125°C (Note 7)	fpwm = 15kHz	- <		9.5	Aillis	
PWIN(on)	MM. In COM.	and and an area	(Note 8)	0.3	W P		I.C.
	M.M.100X.COM.	$200 \le VCC \le 350V$, $13.5 \le VD \le 16.5V$,	Below rated current	1.4	WW	M.700	Y.C
PWIN(off)	Minimum input pulse width	$13.0 \le VDB \le 18.5V$, $-20^{\circ}C \le TC \le 100^{\circ}C$,	Between rated current and 1.7 times of rated current	2.5	417	11	μS
	WWW.100X.COM	N-line wiring inductance less than 10nH (Note 9)	Between 1.7 times and 2.0 times of rated current	3.0	-11	N A	1001
VNC	VNC variation	between VNC-N (including surge		-5.0	- 1	5.0	V


Note 7: The Allowable r.m.s. current value depends on the actual application conditions.
8: Input signal with ON pulse width less than PWIN(on) might make no response.
9: IPM might make no response or response delay to next turn-on pulse if off-pulse width is less than PWIN(off). (Please refer to Fig. 4) WWW.100Y.COM.T Please refer to Fig. 9 for recommended wiring method too.

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 W.100Y.COM.TW Http://www. 100y. com. tw




TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 4 CURRENT OUTPUT WHEN INPUT SIGNAL IS LESS THAN ALLOWABLE MINIMUM INPUT PULSE WIDTH PWIN(off) (P-side only)



Real line \cdots off pulse width > PWIN(off); turn on time t1 Broken line \cdots off pulse width < PWIN(off); turn on time t2

Fig. 5 THE DIP-IPM INTERNAL CIRCUIT




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 6 PACKAGE OUTLINES (Long-pin type: PS21265-AP)



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




NW.100Y.COM.TW

TRANSFER-MOLD TYPE INSULATED TYPE

Fig. 7 TIMING CHARTS OF THE DIP-IPM PROTECTIVE FUNCTIONS


[A] Short-Circuit Protection (Lower-arms only) (with external shunt resistor and CR connection)

- a1. Normal operation: IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. Hard IGBT gate interrupt.
- a4. IGBT turns OFF.
- a5. Fo timer operation starts: The pulse width of the Fo signal is set by the external capacitor CFO.
- a6. Input "L": IGBT OFF state.
- a7. Input "H": IGBT ON state, but during the Fo signal active period the IGBT doesn't turn ON.
- a8. IGBT OFF in spite of "H" input.



[B] Under-Voltage Protection (Lower-arm, UVD)

- b1. Control supply voltage rises: After the voltage reaches UVDr level, the circuits start to operate when the next input is applied.
- b2. Normal operation: IGBT ON and carrying current.
- b3. Under voltage trip (UVDt).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo operation starts. The minimum pulse width of Fo is set by the external capacitor CFo, and Fo outputs continuously during UV period.
- b6. Under voltage reset (UVDr)
- b7. Normal operation: IGBT ON and carrying current.



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

PS21265-P/AP

TRANSFER-MOLD TYPE **INSULATED TYPE**

[C] Under-Voltage Protection (Upper-arm, UVDB)

- c1. Control supply voltage rises: Operation starts soon after UVDBr. c2. Normal operation: IGBT ON and carrying current.

- c3. Under voltage trip (UVDB).
 c4. IGBT OFF in spite of control input condition, but there is no Fo signal output.
- c5. Under voltage reset (UVDBr).
- c6. Normal operation: IGBT ON and carrying current.






Fig. 8 RECOMMENDED MCU I/O INTERFACE CIRCUIT



Note: RC coupling at each input (parts shown dotted) might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a 2.5kΩ(min) pull-down resistor. Therefore, if using external RC filter, pay attention to satisfy the turn-on/off threshold voltage requirement.

Fig. 9 RECOMMENDED WIRING OF SHUNT RESISTOR






勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

PS21265-P/AP

TRANSFER-MOLD TYPE **INSULATED TYPE**

Fig. 10 EXAMPLE OF TYPICAL DIP-IPM APPLICATION CIRCUIT

C1:Tight tolerance temp-compensated electrolytic type C2,C3: 0.22~2µF R-category ceramic capacitor for noise filtering. (Note: The capacitance value depends on the PWM control used in the applied system.) C2 VUFB DIP-IPM Vurs



Note 1: To prevent the input signals oscillation, the wiring of each input should be as short as possible. (Less than 2-3cm)

- 2: By virtue of integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler or transformer isolation is possible.
- 3: Fo output is open drain type. This signal line should be pulled up to the positive side of the 5V power supply with approximately 10kΩ resistor.
- 4: Fo output pulse width is determined by the external capacitor between CFO and VNC terminals (CFO). (Example : CFO = 22nF → tFO = 1.8ms (typ.))
- 5: The logic of input signal is high-active. The DIP-IPM input signal section integrates a 2.5kΩ (min) pull-down resistor. If using external RC filter, pay attention to satisfy the turn-on/off threshold voltage requirement.
- 6: To prevent malfunction of protection, the wiring of A, B, C should be as short as possible.
- 7: Please set the R1C5 time constant in the range 1.5~2µs.
- 8: Each capacitor should be located as nearby the pins of the DIP-IPM as possible.
- 9: To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 pins should be as short as possible. Approximately a 0.1~0.22μF snubber capacitor between the P-N1 pins is recommended.
- 10: To prevent ICs from surge destruction, it is recommended to insert a Zener diode (24V, 1W) between each control supply terminals.

