


N-Channel FREDFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced trr, soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of Crss/Ciss result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



FEATURES

- Fast switching with low EMI
- Low trr for high reliability
- Ultra low Crss for improved noise immunity
- Low gate charge
- Avalanche energy rated
- RoHS compliant

TYPICAL APPLICATIONS

- ZVS phase shifted and other full full bridge
- Half bridge
- PFC and other boost converter
- Buck converter
- Single and two switch forward
- Flyback

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-34970699
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
ID	Continuous Drain Current @ T _C = 25°C	42	A
	Continuous Drain Current @ T _C = 100°C	27	
IDM	Pulsed Drain Current ^①	135	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ^②	930	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	21	A

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Typ	Max	Unit
P _D	Total Power Dissipation @ T _C = 25°C			624	W
R _{θJC}	Junction to Case Thermal Resistance			0.20	°C/W
R _{θCS}	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55		150	°C
T _L	Soldering Temperature for 10 Seconds (1.6mm from case)			300	
W _T	Package Weight		0.22		oz
			6.2		g
Torque	Mounting Torque (TO-247 Package), 6-32 or M3 screw			10	in-lbf
				1.1	N·m

Static Characteristics

$T_J = 25^\circ\text{C}$ unless otherwise specified

AP42F50B_S

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$		500			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to 25°C , $I_D = 250\mu\text{A}$			0.60		$\text{V}/^\circ\text{C}$
$R_{DS(on)}$	Drain-Source On Resistance ^③	$V_{GS} = 10\text{V}$, $I_D = 21\text{A}$			0.11	0.14	Ω
$V_{GS(th)}$	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 1\text{mA}$	3	4	5		V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient			-10			$\text{mV}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 500\text{V}$	$T_J = 25^\circ\text{C}$			100	μA
		$V_{GS} = 0\text{V}$	$T_J = 125^\circ\text{C}$			500	
I_{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 30\text{V}$				± 100	nA

Dynamic Characteristics

$T_J = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
g_{fs}	Forward Transconductance	$V_{DS} = 50\text{V}$, $I_D = 21\text{A}$			32		S
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$ $f = 1\text{MHz}$		6810			pF
C_{rss}	Reverse Transfer Capacitance			90			
C_{oss}	Output Capacitance			735			
$C_{o(cr)}^{\text{④}}$	Effective Output Capacitance, Charge Related	$V_{GS} = 0\text{V}$, $V_{DS} = 0\text{V}$ to 333V		425			pF
$C_{o(er)}^{\text{⑤}}$	Effective Output Capacitance, Energy Related			215			
Q_g	Total Gate Charge	$V_{GS} = 0$ to 10V , $I_D = 21\text{A}$, $V_{DS} = 250\text{V}$		170			nC
Q_{gs}	Gate-Source Charge			38			
Q_{gd}	Gate-Drain Charge			80			
$t_{d(on)}$	Turn-On Delay Time	Resistive Switching $V_{DD} = 333\text{V}$, $I_D = 21\text{A}$ $R_G = 4.7\Omega^{\text{⑥}}$, $V_{GG} = 15\text{V}$		29			ns
t_r	Current Rise Time			35			
$t_{d(off)}$	Turn-Off Delay Time			80			
t_f	Current Fall Time			26			

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
I_s	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode (body diode)				42	A
I_{SM}	Pulsed Source Current (Body Diode) ^①					135	
V_{SD}	Diode Forward Voltage	$I_{SD} = 21\text{A}$, $T_J = 25^\circ\text{C}$, $V_{GS} = 0\text{V}$				1.0	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 21\text{A}^{\text{③}}$ $di_{SD}/dt = 100\text{A}/\mu\text{s}$	$T_J = 25^\circ\text{C}$			250	ns
Q_{rr}	Reverse Recovery Charge		$T_J = 125^\circ\text{C}$			525	
I_{rrm}	Reverse Recovery Current		$T_J = 25^\circ\text{C}$		10		μC
dv/dt	Peak Recovery dv/dt		$T_J = 125^\circ\text{C}$		25		
		$I_{SD} \leq 21\text{A}$, $di/dt \leq 1000\text{A}/\mu\text{s}$, $V_{DD} = 400\text{V}$, $T_J = 125^\circ\text{C}$			9		A
					12		
						20	V/ns

① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

② Starting at $T_J = 25^\circ\text{C}$, $L = 4.22\text{mH}$, $R_G = 4.7\Omega$, $I_{AS} = 21\text{A}$.

③ Pulse test: Pulse Width < $380\mu\text{s}$, duty cycle < 2%.

④ $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with $V_{DS} = 67\%$ of $V_{(BR)DSS}$.

⑤ $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with $V_{DS} = 67\%$ of $V_{(BR)DSS}$. To calculate $C_{o(er)}$ for any value of V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)} = -1.84E-7/V_{DS}^2 + 3.75E-8/V_{DS} + 1.05E-10$.

⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-34970699
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)




Figure 1, Output Characteristics



Figure 3, $R_{DS(ON)}$ vs Junction Temperature

Figure 5, Gain vs Drain Current




Figure 7, Gate Charge vs Gate-to-Source Voltage




Figure 2, Output Characteristics




Figure 4, Transfer Characteristics




Figure 6, Capacitance vs Drain-to-Source Voltage




Figure 8, Drain Current vs Source-to-Drain Voltage




Figure 9, Forward Safe Operating Area




Figure 10, Maximum Forward Safe Operating Area




Figure 11, Transient Thermal Impedance Model

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
Http://www.100y.com.tw






Figure 12. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

TO-247 (B) Package Outline



(e3) 100% Sn Plated

D³PAK Package Outline



Dimensions in Millimeters (Inches)