


Dual N-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY

V_{DS} (V)	$R_{DS(on)}$ (Ω)	I_D (A)	Q_g (Typ.)
40	0.112 at $V_{GS} = 10$ V	6 ^a	2.2 nC
	0.171 at $V_{GS} = 4.5$ V	4.9	

PowerPAK ChipFET Dual



Marking Code
 CC XXX
 Lot Traceability and Date Code
 Part # Code

FEATURES


- Halogen-free
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile




RoHS
COMPLIANT

APPLICATIONS

- DC-DC Power Supply



N-Channel MOSFET



N-Channel MOSFET

Ordering Information: Si5944DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 150$ °C)	I_D	6 ^a	A
		4.87	
		3.28 ^{b, c}	
		2.63 ^{b, c}	
Pulsed Drain Current	I_{DM}	10	
Continuous Source-Drain Diode Current	I_S	8.33	
		1.68 ^{b, c}	
Single Pulse Avalanche Current	I_{AS}	5	
Avalanche Energy	E_{AS}	1.25	mJ
Maximum Power Dissipation	P_D	10	W
		6.4	
		2.0 ^{b, c}	
		1.3 ^{b, c}	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}		260	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	$t \leq 5$ s	R_{thJA}	52	$^{\circ}\text{C}/\text{W}$
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	15	18

Notes:

- Package limited.
- Surface Mounted on 1" x 1" FR4 board.
- $t = 5$ s.
- See Solder Profile (<http://www.vishay.com/ppg?73257>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under Steady State conditions is 110 °C/W.

SPECIFICATIONS $T_J = 25^\circ\text{C}$, unless otherwise noted


Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	40			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$	32.6		- 4.7	mV/°C
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$					
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1		3	V
Gate-Source Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$			- 1	μA
		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			- 10	
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \leq 5 \text{ V}, V_{GS} = 10 \text{ V}$	10			A
Drain-Source On-State Resistance ^a	$R_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 3.3 \text{ A}$		0.093	0.112	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 2.6 \text{ A}$		0.137	0.165	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 20 \text{ V}, I_D = 3.3 \text{ A}$		6.88		S
Dynamic^b						
Input Capacitance	C_{iss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		210		pF
Output Capacitance	C_{oss}			33		
Reverse Transfer Capacitance	C_{rss}			17		
Total Gate Charge	Q_g	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 3.3 \text{ A}$		4.4	6.6	nC
Gate-Source Charge	Q_{gs}	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}$		2.2	3.3	
Gate-Drain Charge	Q_{gd}			1.2		
Gate Resistance	R_g		$f = 1 \text{ MHz}$	0.8		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 20 \text{ V}, R_L = 7.6 \Omega$ $I_D \geq 2.63 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		2.7	4.1	Ω
Rise Time	t_r			4	6	ns
Turn-Off Delay Time	$t_{d(off)}$			30	45	
Fall Time	t_f			10	15	
Turn-On Delay Time	$t_{d(on)}$			6	9	
Rise Time	t_r			12	18	
Turn-Off Delay Time	$t_{d(off)}$			80	120	
Fall Time	t_f			6	9	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	$T_C = 25^\circ\text{C}$			8.33	A
Pulse Diode Forward Current	I_{SM}				10	
Body Diode Voltage	V_{SD}	$I_S = 3.0 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 3.0 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$		22	33	ns
Body Diode Reverse Recovery Charge	Q_{rr}			18	27	nC
Reverse Recovery Fall Time	t_a			19		ns
Reverse Recovery Rise Time	t_b			3		

Notes:


- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Capacitance




Gate Charge




On-Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage





Single Pulse Power, Junction-to-Ambient





* V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified

Safe Operating Area

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Current Derating*

Power Derating

* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-34970699
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

勝特力材料 886-3-5753170
 勝特力电子(上海) 86-21-34970699
 勝特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73683>.

PowerPAK® ChipFET® SINGLE PAD


Backside view of single pad

DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.85	0.028	0.030	0.033
A ₁	0	-	0.05	0	-	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
C	0.15	0.20	0.25	0.006	0.008	0.010
D	2.92	3.00	3.08	0.115	0.118	0.121
D ₂	1.75	1.87	2.00	0.069	0.074	0.079
D ₃	0.20	0.25	0.30	0.008	0.010	0.012
E	1.82	1.90	1.98	0.072	0.075	0.078
E ₂	1.38	1.50	1.63	0.054	0.059	0.064
E ₃	0.45	0.50	0.55	0.018	0.020	0.022
e	0.65 BSC			0.026 BSC		
H	0.15	0.20	0.25	0.006	0.008	0.010
K	0.25	-	-	0.010	-	-
K ₁	0.30	-	-	0.012	-	-
L	0.30	0.35	0.40	0.012	0.014	0.016




Package Information

Vishay Siliconix

勝特力材料 886-3-5753170
 胜特力电子(上海) 86-21-34970699
 胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



PowerPAK® ChipFET® DUAL PAD



Backside view of dual pad

DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.85	0.028	0.030	0.033
A ₁	0	-	0.05	0	-	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
C	0.15	0.20	0.25	0.006	0.008	0.010
D	2.92	3.00	3.08	0.115	0.118	0.121
D ₂	1.07	1.20	1.32	0.042	0.047	0.052
E	1.82	1.90	1.98	0.072	0.075	0.078
E ₂	0.92	1.05	1.17	0.036	0.041	0.046
e	0.65 BSC			0.026 BSC		
H	0.15	0.20	0.25	0.006	0.008	0.010
K	0.20	-	-	0.008	-	-
K ₁	0.20	-	-	0.008	-	-
L	0.30	0.35	0.40	0.012	0.014	0.016

ECN: C10-0618-Rev. C, 19-Jul-09


DWG: 5940

Application Note 826

Vishay Siliconix



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads
Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image
Pin #1 Location is Top Left Corner

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787
[Http://www.100y.com.tw](http://www.100y.com.tw)



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

勝特力材料 886-3-5753170
胜特力电子(上海) 86-21-34970699
胜特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)