



## STB75NF75L

N-channel 75V - 0.009 $\Omega$  - 75A - D<sup>2</sup>PAK  
 STripFET™ II Power MOSFET

### Features

| Type       | V <sub>DSS</sub> | R <sub>DS(on)</sub> | I <sub>D</sub> |
|------------|------------------|---------------------|----------------|
| STB75NF75L | 75V              | <0.011 $\Omega$     | 75A            |

- Exceptional dv/dt capability
- 100% avalanche tested
- Low threshold drive

### Description

This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency, high-frequency isolated DC-DC converters for Telecom and Computer applications. It is also intended for any applications with low gate drive requirements.

### Applications

- Switching applications




Figure 1. Internal schematic diagram




Table 1. Device summary

| Order code   | Marking  | Package            | Packaging   |
|--------------|----------|--------------------|-------------|
| STB75NF75LT4 | B75NF75L | D <sup>2</sup> PAK | Tape & reel |

## Contents

|          |                                     |           |
|----------|-------------------------------------|-----------|
| <b>1</b> | <b>Electrical ratings</b>           | <b>3</b>  |
| <b>2</b> | <b>Electrical characteristics</b>   | <b>4</b>  |
| 2.1      | Electrical characteristics (curves) | 6         |
| <b>3</b> | <b>Test circuit</b>                 | <b>8</b>  |
| <b>4</b> | <b>Package mechanical data</b>      | <b>9</b>  |
| <b>5</b> | <b>Packaging mechanical data</b>    | <b>11</b> |
| <b>6</b> | <b>Revision history</b>             | <b>12</b> |

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

| Symbol             | Parameter   | Value      | Unit |
|--------------------|---|------------|------|
| $V_{DS}$           | Drain-source voltage ( $V_{GS} = 0$ )                   | 75         | V    |
| $V_{GS}$           | Gate-source voltage                                     | $\pm 15$   | V    |
| $I_D^{(1)}$        | Drain current (continuous) at $T_C = 25^\circ\text{C}$  | 75         | A    |
| $I_D$              | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 70         | A    |
| $I_{DM}^{(2)}$     | Drain current (pulsed)                                  | 300        | A    |
| $P_{TOT}$          | Total dissipation at $T_C = 25^\circ\text{C}$           | 300        | W    |
|                    | Derating factor   | 2          | W/°C |
| $dv/dt^{(3)}$      | Peak diode recovery voltage slope                       | 10         | V/ns |
| $E_{AS}^{(4)}$     | Single pulse avalanche energy                           | 680        | mJ   |
| $T_J$<br>$T_{stg}$ | Operating junction temperature<br>Storage temperature   | -55 to 175 | °C   |

1. Current limited by package
2. Pulse width limited by safe operating area
3.  $I_{SD} \leq 75\text{A}$ ,  $di/dt \leq 500\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq T_{JMAX}$
4. Starting  $T_J = 25^\circ\text{C}$ ,  $I_D = 37.5\text{A}$ ,  $V_{DD} = 30\text{V}$

**Table 3. Thermal data**

| Symbol     | Parameter                                      | Value | Unit |
|------------|--|-------|------|
| $R_{thJC}$ | Thermal resistance junction-case Max           | 0.5   | °C/W |
| $R_{thJA}$ | Thermal resistance junction-ambient Max        | 62.5  | °C/W |
| $T_I$      | Maximum lead temperature for soldering purpose | 300   | °C   |

## 2 Electrical characteristics

( $T_{CASE}=25^{\circ}\text{C}$  unless otherwise specified)

**Table 4. On/off states**

| Symbol        | Parameter  | Test conditions   | Min. | Typ.           | Max.           | Unit                           |
|---------------|--|---|------|----------------|----------------|--------------------------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage                   | $I_D = 250\mu\text{A}$ , $V_{GS} = 0$   | 75   |                |                | V                              |
| $I_{DSS}$     | Zero gate voltage drain current ( $V_{GS} = 0$ ) | $V_{DS} = \text{Max rating}$ ,<br>$V_{DS} = \text{Max rating @ } 125^{\circ}\text{C}$       |      |                | 1<br>10        | $\mu\text{A}$<br>$\mu\text{A}$ |
| $I_{GSS}$     | Gate body leakage current ( $V_{DS} = 0$ )       | $V_{GS} = \pm 15\text{V}$   |      |                | $\pm 100$      | nA                             |
| $V_{GS(th)}$  | Gate threshold voltage                           | $V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$  | 1    |                | 2.5            | V                              |
| $R_{DS(on)}$  | Static drain-source on resistance                | $V_{GS} = 10\text{V}$ , $I_D = 37.5\text{A}$<br>$V_{GS} = 5\text{V}$ , $I_D = 37.5\text{A}$ |      | 0.009<br>0.010 | 0.011<br>0.013 | $\Omega$<br>$\Omega$           |

**Table 5. Dynamic**

| Symbol         | Parameter                    | Test conditions  | Min. | Typ. | Max. | Unit |
|----------------|------------------------------|--|------|------|------|------|
| $g_{fs}^{(1)}$ | Forward transconductance     | $V_{DS} = 15\text{V}$ , $I_D = 37.5\text{A}$                 |      | 120  |      | S    |
| $C_{iss}$      | Input capacitance            | $V_{DS} = 25\text{V}$ , $f = 1\text{ MHz}$ ,<br>$V_{GS} = 0$ |      | 4300 |      | pF   |
| $C_{oss}$      | Output capacitance           |  |      | 660  |      | pF   |
| $C_{rss}$      | Reverse transfer capacitance |  |      | 205  |      | pF   |
| $Q_g$          | Total gate charge            | $V_{DD} = 60\text{V}$ , $I_D = 75\text{A}$                   |      | 75   | 90   | nC   |
| $Q_{gs}$       | Gate-source charge           | $V_{GS} = 5\text{V}$   |      | 18   |      | nC   |
| $Q_{gd}$       | Gate-drain charge            | see <a href="#">Figure 15</a>                                |      | 31   |      | nC   |

1. Pulsed: pulse duration=300 $\mu\text{s}$ , duty cycle 1.5%

**Table 6. Switching times**

| Symbol       | Parameter           | Test conditions   | Min. | Typ. | Max. | Unit |
|--------------|---------------------|---|------|------|------|------|
| $t_{d(on)}$  | Turn-on delay time  | $V_{DD} = 40\text{V}$ , $I_D = 37.5\text{A}$ ,<br>$R_G = 4.7\Omega$ , $V_{GS} = 4.5\text{V}$<br>see <a href="#">Figure 14</a> |      | 35   |      | ns   |
| $t_r$        | Rise time           |   |      | 155  |      | ns   |
| $t_{d(off)}$ | Turn-off delay time |   |      | 110  |      | ns   |
| $t_f$        | Fall time           |   |      | 60   |      | ns   |

Table 7. Source drain diode

| Symbol                            | Parameter  | Test conditions   | Min | Typ.            | Max | Unit          |
|-----------------------------------|--|---|-----|-----------------|-----|---------------|
| $I_{SD}$                          | Source-drain current   |   |     |                 | 75  | A             |
| $I_{SDM}^{(1)}$                   | Source-drain current (pulsed)  |   |     |                 | 300 | A             |
| $V_{SD}^{(2)}$                    | Forward on voltage   | $I_{SD} = 75A$ , $V_{GS} = 0$   |     |                 | 1.3 | V             |
| $t_{rr}$<br>$Q_{rr}$<br>$I_{RRM}$ | Reverse recovery time<br>Reverse recovery charge<br>Reverse recovery current | $I_{SD} = 75A$ ,<br>$di/dt = 100A/\mu s$ ,<br>$V_{DD} = 24V$ , $T_J = 150^\circ C$<br>see <a href="#">Figure 16</a> |     | 120<br>500<br>9 |     | ns<br>nC<br>A |

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300μs, duty cycle 1.5%



## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Transconductance




Figure 7. Static drain-source on resistance




Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations







Figure 10. Normalized gate threshold voltage vs temperature Figure 11. Normalized on resistance vs temperature


Figure 12. Source-drain diode forward characteristics Figure 13. Normalized  $B_{VDS}$  vs temperature

### 3 Test circuit


**Figure 14. Switching times test circuit for resistive load**




**Figure 15. Gate charge test circuit**




**Figure 16. Test circuit for inductive load switching and diode recovery times**



**Figure 17. Unclamped Inductive load test circuit**



**Figure 18. Unclamped inductive waveform**






## 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com)

D<sup>2</sup>PAK MECHANICAL DATA


| DIM. | mm.  |     |       | inch  |       |       |
|------|------|-----|-------|-------|-------|-------|
|      | MIN. | TYP | MAX.  | MIN.  | TYP.  | MAX.  |
| A    | 4.4  |     | 4.6   | 0.173 |       | 0.181 |
| A1   | 2.49 |     | 2.69  | 0.098 |       | 0.106 |
| A2   | 0.03 |     | 0.23  | 0.001 |       | 0.009 |
| B    | 0.7  |     | 0.93  | 0.027 |       | 0.036 |
| B2   | 1.14 |     | 1.7   | 0.044 |       | 0.067 |
| C    | 0.45 |     | 0.6   | 0.017 |       | 0.023 |
| C2   | 1.23 |     | 1.36  | 0.048 |       | 0.053 |
| D    | 8.95 |     | 9.35  | 0.352 |       | 0.368 |
| D1   |      | 8   |       |       | 0.315 |       |
| E    | 10   |     | 10.4  | 0.393 |       |       |
| E1   |      | 8.5 |       |       | 0.334 |       |
| G    | 4.88 |     | 5.28  | 0.192 |       | 0.208 |
| L    | 15   |     | 15.85 | 0.590 |       | 0.625 |
| L2   | 1.27 |     | 1.4   | 0.050 |       | 0.055 |
| L3   | 1.4  |     | 1.75  | 0.055 |       | 0.068 |
| M    | 2.4  |     | 3.2   | 0.094 |       | 0.126 |
| R    |      | 0.4 |       |       | 0.015 |       |
| V2   | 0°   |     | 4°    |       |       |       |



## D<sup>2</sup>PAK FOOTPRINT



## TAPE AND REEL SHIPMENT



\* on sales type

## 6 Revision history

**Table 8. Revision history**

| Date        | Revision | Changes                                |
|-------------|----------|--|
| 21-Jun-2004 | 1        | First release                          |
| 02-Oct-2006 | 2        | New template, no content change        |
| 13-Jul-2007 | 3        | New updates on <a href="#">Table 7</a> |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)