# PRECISION N－CHANNEL EPAD ${ }^{\circledR}$ MOSFET ARRAY DUAL HIGH DRIVE ZERO THRESHOLDTM MATCHED PAIR 

## VGS（th）$=+0.00 \mathrm{~V}$

## GENERAL DESCRIPTION

The ALD212900A／ALD212900 precision N－Channel EPAD ${ }^{\circledR}$ MOSFET array is precision matched at the factory using ALD＇s proven EPAD ${ }^{\circledR}$ CMOS technology． These dual monolithic devices are enhanced additions to the ALD110900A／ ALD110900 EPAD ${ }^{\circledR}$ MOSFET Family，with increased forward transconductance and output conductance，particularly at very low supply voltages．

Intended for low voltage，low power small signal applications，the ALD212900A／ ALD212900 features Zero－Threshold ${ }^{\text {TM }}$ voltage，which enables circuit designs with input／output signals referenced to GND at enhanced operating voltage ranges．With these devices，a circuit with multiple cascading stages can be built to operate at extremely low supply／bias voltage levels．For example，a nanopower input amplifier stage operating at less than 0.2 V supply voltage has been successfully built with these devices．

ALD212900A EPAD MOSFETs feature exceptional matched pair device electri－ cal characteristics of Gate Threshold Voltage $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ set precisely at 0.00 V $\pm 0.01 \mathrm{~V}$ ， $\mathrm{IDS}=+20 \mu \mathrm{~A} @ \mathrm{~V}$ DS $=0.1 \mathrm{~V}$ ，with a typical offset voltage of only $\pm 0.001 \mathrm{~V}$ （ 1 mV ）．Built on a single monolithic chip，they also exhibit excellent temperature tracking characteristics．These precision devices are versatile as design com－ ponents for a broad range of analog small signal applications such as basic building blocks for current mirrors，matching circuits，current sources，differen－ tial amplifier input stages，transmission gates，and multiplexers．They also ex－ cel in limited operating voltage applications，such as very low level voltage－ clamps and nano－power normally－on circuits．

In addition to precision matched－pair electrical characteristics，each individual EPAD MOSFET also exhibits well controlled manufacturing characteristics，en－ abling the user to depend on tight design limits from different production batches． These devices are built for minimum offset voltage and differential thermal re－ sponse，and they can be used for switching and amplifying applications in +0.1 V to $+10 \mathrm{~V}( \pm 0.05 \mathrm{~V}$ to $\pm 5 \mathrm{~V})$ powered systems where low input bias current，low input capacitance，and fast switching speed are desired．At $\mathrm{V}_{\mathrm{GS}}>0.00 \mathrm{~V}$ ，the device exhibits enhancement mode characteristics whereas at $\mathrm{V}_{\mathrm{GS}}<0.00 \mathrm{~V}$ the device operates in the subthreshold voltage region and exhibits conventional depletion mode characteristics，with well controlled turn－off and sub－threshold levels that operate the same as standard enhancement mode MOSFETs．

The ALD212900A／ALD212900 features high input impedance $\left(2.5 \times 10^{10} \Omega\right)$ and high DC current gain $\left(>10^{8}\right)$ ．A sample calculation of the DC current gain at a drain output current of 30 mA and input current of 300 pA at $25^{\circ} \mathrm{C}$ is $30 \mathrm{~mA} / 300 \mathrm{pA}$ $=100,000,000$ ，which translates into a dynamic operating current range of about eight orders of magnitude．A series of four graphs titled＂Forward Transfer Char－ acteristics＂，with the $2^{\text {nd }}$ and $3^{\text {rd }}$ sub－titled＂expanded（subthreshold）＂and＂fur－ ther expanded（subthreshold）＂，and the $4^{\text {th }}$ sub－titled＂low voltage＂，illustrates the wide dynamic operating range of these devices．

Generally it is recommended that the $\mathrm{V}+$ pin be connected to the most positive voltage and the V－and IC（internally－connected）pins to the most negative volt－ age in the system．All other pins must have voltages within these voltage limits at all times．Standard ESD protection facilities and handling procedures for static sensitive devices are highly recommended when using these devices．

ORDERING INFORMATION（＂L＂suffix denotes lead－free（RoHS））

| Operating Temperature Range＊ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| :---: | :---: |
| 8－Pin SOIC Package | 8－Pin Plastic Dip Package |
| ALD212900ASAL | ALD212900APAL |
| ALD212900SAL | ALD212900PAL |

[^0]
## FEATURES \＆BENEFITS

－Zero Threshold ${ }^{\text {TM }} \mathrm{V}_{\mathrm{GS}}(\mathrm{th})=0.00 \mathrm{~V} \pm 0.01 \mathrm{~V}$
－ V OS（ $\mathrm{V}_{\mathrm{GS}(\text { th })}$ match）to $2 \mathrm{mV} / 10 \mathrm{mV}$ max．
－Sub－threshold voltage（ nano－power）operation
－$<100 \mathrm{mV}$ min．operating voltage
$-<1 n A$ min．operating current
－$<1 \mathrm{nW}$ min．operating power
－＞100，000，000：1 operating current ranges
－High transconductance and output conductance
－Low RDS（ON）of $14 \Omega$
－Output current $>50 \mathrm{~mA}$
－Matched and tracked tempco
－Tight lot－to－lot parametric control
－Positive，zero，and negative $\mathrm{V}_{\mathrm{GS}}($ th）tempco
－Low input capacitance and leakage currents

## APPLICATIONS

－Low overhead current mirrors and current sources
－Zero Power Normally－On circuits
－Energy harvesting circuits
－Very low voltage analog and digital circuits
－Zero power fail－safe circuits
－Backup battery circuits \＆power failure detector
－Extremely low level voltage－clamps
－Extremely low level zero－crossing detector
－Matched source followers and buffers
－Precision current mirrors and current sources
－Matched capacitive probes and sensor interfaces
－Charge detectors and charge integrators
－High gain differential amplifier input stage
－Matched peak－detectors and level－shifters
－Multiple Channel Sample－and－Hold switches
－Precision Current multipliers
－Discrete matched analog switches／multiplexers
－Nanopower discrete voltage comparators

## PIN CONFIGURATION


Drain-Source voltage, $V_{D S}$
Gate-Source voltage, $V_{G S}$
Operating Current
Power dissipation
Operating temperature range SAL, PAL
Storage temperature range
Lead temperature, 10 seconds

## OPERATING ELECTRICAL CHARACTERISTICS

$\mathrm{V}+=+5 \mathrm{~V} \quad \mathrm{~V}-=\mathrm{GND} \quad \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Symbol | ALD212900A |  |  | ALD212900 |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| Gate Threshold Voltage | VGS(th) | -0.01 | 0.00 | 0.01 | -0.02 | 0.00 | 0.02 | V | $\mathrm{I} D S=20 \mu \mathrm{~A}, \mathrm{~V} D S=0.1 \mathrm{~V}$ |
| Offset Voltage | VOS |  | 1 | 2 |  | 2 | 10 | mV | VGS(th)M1 - VGS(th)M2 |
| Offset Voltage Tempco | TCVOS |  | 5 |  |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {DS1 }}=\mathrm{V}_{\text {DS2 }}$ |
| GateThreshold Voltage Tempco | TCVGS(th) |  | $\begin{array}{r} -1.7 \\ 0.0 \\ +0.6 \end{array}$ |  |  | $\begin{array}{r} -1.7 \\ 0.0 \\ +1.6 \end{array}$ |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \mathrm{ID}=20 \mu \mathrm{~A}, \mathrm{VDS}=0.1 \mathrm{~V} \\ & \mathrm{ID}=760 \mu \mathrm{~A}, \mathrm{VDS}=0.1 \mathrm{~V} \\ & \mathrm{ID}=1.5 \mathrm{~mA}, \mathrm{~V} D=0.1 \mathrm{~V} \end{aligned}$ |
| On Drain Current | IDS(ON) |  | 79 |  |  | 79 |  | mA | $\mathrm{V}_{\mathrm{GS}}=+3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=+3 \mathrm{~V}$ |
|  |  |  | 85 |  |  | 85 |  | $\mu \mathrm{A}$ | $\mathrm{VGS}=+0.1 \mathrm{~V}, \mathrm{VDS}=+0.1 \mathrm{~V}$ |
| Forward Transconductance | GFS |  | 38 |  |  | 38 |  | mmho | $\begin{aligned} & \mathrm{VGS}=+3.0 \mathrm{~V} \\ & \mathrm{VDS}=+3.0 \mathrm{~V} \end{aligned}$ |
| Transconductance Mismatch | $\Delta \mathrm{GFS}^{\text {S }}$ |  | 1.8 |  |  | 1.8 |  | \% |  |
| Output Conductance | Gos |  | 2.3 |  |  | 2.3 |  | mmho | $\begin{aligned} & \mathrm{VGS}=+3.0 \mathrm{~V} \\ & \mathrm{VDS}=+3.0 \mathrm{~V} \end{aligned}$ |
| Drain Source On Resistance | RDS(ON) |  | 14 |  |  | 14 |  | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{GS}}=+5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DS}}=+0.1 \mathrm{~V} \end{aligned}$ |
| Drain Source On Resistance | RDS(ON) |  | $\begin{array}{r} 5 \\ 1.18 \end{array}$ |  |  | $\begin{array}{r} 5 \\ 1.18 \end{array}$ |  | $\mathrm{K} \Omega$ | $\begin{aligned} & \mathrm{VGS}=+0.0 \mathrm{~V}, \mathrm{VDS}=+0.1 \mathrm{~V} \\ & \mathrm{VGS}=+0.1 \mathrm{~V}, \mathrm{VDS}=+0.1 \mathrm{~V} \end{aligned}$ |
| Drain Source On Resistance Tolerance | $\triangle \mathrm{RDS}(\mathrm{ON})$ |  | 1.8 |  |  | 1.8 |  | \% | $\begin{aligned} & \mathrm{VGS}=+5.0 \mathrm{~V} \\ & \mathrm{~V} D=+0.1 \mathrm{~V} \end{aligned}$ |
| Drain Source On Resistance Mismatch | $\triangle \mathrm{RDS}(\mathrm{ON})$ |  | 0.6 |  |  | 0.6 |  | \% |  |
| Drain Source Breakdown Voltage | $B V_{\text {DSX }}$ | 10 |  |  | 10 |  |  | V | $\begin{aligned} & \mathrm{V}^{-}=\mathrm{V}_{\mathrm{GS}}=-1.0 \mathrm{~V} \\ & \mathrm{IDS}=10 \mu \mathrm{~A} \end{aligned}$ |
| Drain Source Leakage Current ${ }^{1}$ | IDS(OFF) |  | 10 | $\begin{array}{r} 400 \\ 4 \end{array}$ |  | 10 | $\begin{array}{r} 400 \\ 4 \end{array}$ | pA <br> nA | $\begin{aligned} & \text { VGS }=-1.0 \mathrm{~V}, \mathrm{~V} D=+5 \mathrm{~V} \\ & \mathrm{~V}-=-5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \end{aligned}$ |
| Gate Leakage Current ${ }^{1}$ | IGSS |  | 5 | 200 1 |  | 5 | $\begin{array}{r} 200 \\ 1 \end{array}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ | $\begin{aligned} & \mathrm{VGS}=+5 \mathrm{~V}, \mathrm{VDS}=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \end{aligned}$ |
| Input Capacitance | CISS |  | 30 |  |  | 30 |  | pF |  |
| Transfer Reverse Capacitance | CRSS |  | 2 |  |  | 2 |  | pF |  |
| Turn-on Delay Time | ton |  | 10 |  |  | 10 |  | ns | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=5 \mathrm{~K} \Omega$ |
| Turn-off Delay Time | toff |  | 10 |  |  | 10 |  | ns | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{RL}=5 \mathrm{~K} \Omega$ |
| Crosstalk |  |  | 60 |  |  | 60 |  | dB | $\mathrm{f}=100 \mathrm{KHz}$ |

Notes: $\quad{ }^{1}$ Consists of junction leakage currents

## PERFORMANCE CHARACTERISTICS OF EPAD ${ }^{\circledR}$ PRECISION MATCHED PAIR MOSFET FAMILY

ALD2108xx/ALD2129xx/ALD2148xx/ALD2169xx high precision monolithic quad/dual N-Channel MOSFET arrays are enhanced versions of the ALD1108xx/ALD1109xx EPAD ${ }^{\oplus}$ MOSFET family, with increased forward transconductance and output conductance, intended for operation at very low power supply voltages. These devices are also capable of sub-threshold operation with less than 1 nA of operating supply currents and at the same time delivering higher output drive currents (typ. $>50 \mathrm{~mA}$ ). They feature precision Gate Offset Voltages, $\mathrm{V}_{\mathrm{OS}}$, defined as the difference in $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ between MOSFET pairs M1 and M2 or M3 and M4.

ALD's Electrically Programmable Analog Device (EPAD ${ }^{\circledR}$ ) technology provides the industry's only family of matched MOSFET transistors with a range of precision gate-threshold voltage values. All members of this family are designed and actively programmed for exceptional matching of device electrical and temperature characteristics. Gate Threshold Voltage $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ values range from -3.50 V Depletion Mode to +3.50V Enhancement Mode devices, including standard products with $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ specified at $-3.50 \mathrm{~V},-1.30 \mathrm{~V},-0.40 \mathrm{~V}$, $+0.00 \mathrm{~V},+0.20 \mathrm{~V},+0.40 \mathrm{~V},+0.80 \mathrm{~V},+1.40 \mathrm{~V}$, and +3.30 V . ALD can also provide any customer-desired $\mathrm{V}_{\mathrm{GS}}$ (th) between -3.50 V and +3.50 V on a special order basis. For all these devices ALD EPAD technology enables excellent well-controlled gate threshold voltage, subthreshold voltage, and low leakage characteristics. With well matched design and precision programming, units from different production lots provide the user with exceptional matching and uniformity characteristics. Built on the same monolithic IC chip, the units also have excellent temperature tracking characteristics.

This ALD2108xx/ALD2129xx/ALD2148xx/ALD2169xx EPAD MOSFET Array product family (EPAD MOSFET) is available in three separate categories, each providing a distinctly different set of electrical specifications and characteristics. The first category is the ALD210800A/ALD210800/ALD212900A/ALD212900 Zero-Threshold ${ }^{\text {TM }}$ mode EPAD MOSFETs. The second is the ALD2108xx/ ALD2129xx enhancement mode EPAD MOSFETs. The third category includes the ALD2148xx/ALD2169xx depletion mode EPAD MOSFETs. (The suffix "xx" denotes threshold voltage in 0.1 V steps, for example, $\mathrm{xx}=08$ denotes 0.80 V ). For each device, there is a zero-tempco bias current and bias voltage point. When a design utilizes such a feature, then the gate-threshold voltage is temperature stable, greatly simplifying certain designs where stability of certain circuit parameters over a temperature range is desired.

The ALD210800A/ALD210800 are quad Zero Threshold MOSFETs in which the individual gate-threshold voltage of each MOSFET is set at zero, $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})=0.00 \mathrm{~V}$ at $\operatorname{IDS}(\mathrm{ON})=10 \mu \mathrm{~A} @ \mathrm{~V}_{\mathrm{DS}}(\mathrm{ON})=+0.1 \mathrm{~V}$ (IDS(ON) $=20 \mu \mathrm{~A}$ for the dual ALD212900A/ALD212900). Zero Threshold MOSFETs operate in the enhancement region when operated above threshold voltage ( $\mathrm{V}_{\mathrm{GS}}>0.00 \mathrm{~V}$ and $\mathrm{IDS}>10 \mu \mathrm{~A}$ ) and subthreshold region when operated at or below threshold voltage ( $V_{G S} \leq 0.00 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{DS}}<10 \mu \mathrm{~A}$ ). These devices, along with other low $\mathrm{V}_{\mathrm{GS}}($ th $)$ members of the product family, enable ultra low supply voltage analog or digital operation and nanopower circuit designs, thereby reducing or eliminating the use of very high valued (expensive) resistors in many cases.

The ALD2108xx/ALD2129xx (quad/dual) product family features precision matched enhancement mode EPAD MOSFET devices, which require a positive gate bias voltage $\mathrm{V}_{\mathrm{GS}}$ to turn on. Precision $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ values at $+3.30 \mathrm{~V},+1.40 \mathrm{~V},+0.80 \mathrm{~V},+0.40 \mathrm{~V}$ and +0.20 V are offered. No conductive channel exists between the source and drain at zero applied gate voltage ( V GS $=0.00 \mathrm{~V}$ ) for $+3.30 \mathrm{~V},+1.40 \mathrm{~V}$ and +0.80 V versions. The +0.40 V and the +0.20 V versions have a subthreshold current at about 1nA and 100nA for the ALD2108xx (2nA and 200nA for the ALD2129xx) respectively at zero applied gate voltage. They are also capable of delivering lower RDS(ON) and higher output currents greater than 68 mA (see specifications).

The ALD2148xx/ALD2169xx (quad/dual) features Depletion Mode EPAD MOSFETs, which are normally-on devices at zero applied gate voltage. The $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ is set at a negative voltage level ( $\mathrm{V}-<\mathrm{V}_{\mathrm{GS}}<\mathrm{V}_{\mathrm{S}}$ ) at which the EPAD MOSFET turns off. Without a supply voltage and/or with $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}-=0.00 \mathrm{~V}=\mathrm{Ground}$, the EPAD MOSFET device is already turned on and exhibits a defined and controlled on-resistance $\mathrm{RDS}_{\mathrm{D}}(\mathrm{ON})$. An EPAD MOSFET may be turned off when a negative voltage is applied to V - pin and $\mathrm{V}_{\mathrm{GS}}$ set more negative than its $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$. These Depletion Mode EPAD MOSFETs are different from most other depletion mode MOSFETs and JFETs in that they do not exhibit high gate leakage currents and channel/junction leakage currents, while they stay controlled, modulated and turned off at precise voltages. The same MOSFET device equations as those for enhancement mode devices apply.

## KEY APPLICATION ENVIRONMENTS

EPAD MOSFETs are ideal for circuits requiring low VOs and low operating currents with tracked differential thermal responses. They feature low input bias currents (less than 200pA max.), low input capacitance and fast switching speed. These and other operating characteristics offer unique solutions in one or more of the following operating environments:

* Low supply voltage: 0.1 V to $10 \mathrm{~V}( \pm 0.05 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ )
* Ultra low supply voltage: $< \pm 10 \mathrm{mV}$ to $\pm 0.1 \mathrm{~V}$
* Nanopower operation: voltage $\times$ current $=n W$ or $\mu W$
* Precision Vos characteristics
* Matching and tracking of multiple MOSFETs
* Matching across multiple packages


## ELECTRICAL CHARACTERISTICS

The turn-on and turn-off electrical characteristics of the EPAD MOSFET products are shown in the IDS(ON) vs. VDS(ON) and IDS(ON) vs. $\mathrm{V}_{\text {GS }}$ graphs. Each graph shows IDS(ON) versus $\mathrm{V}_{\mathrm{DS}}(\mathrm{ON})$ characteristics as a function of VGS in a different operating region under different bias conditions, while IDS(ON) at a given gate input voltage is controlled and predictable. A series of four graphs titled "Forward Transfer Characteristics", with the 2nd and $3^{\text {rd }}$ sub-titled "expanded (subthreshold)" and "further expanded (subthreshold)", and the $4^{\text {th }}$ sub-titled "low voltage", illustrates the wide dynamic operating range of these devices.

Classic MOSFET equations for an N -channel MOSFET also apply to EPAD MOSFETs.

The drain current in the linear region $\left(\mathrm{V}_{\mathrm{DS}}(\mathrm{ON})<\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{GS}}(\right.$ th $)$ ) is given by:

$$
\operatorname{IDS}(O N)=u \cdot C_{O X} \cdot W / L \cdot\left[V_{G S}-V_{G S}(t h)-V_{D S} / 2\right] \cdot V_{D S}(O N)
$$

```
where: }u=\mathrm{ Mobility
    Cox = Capacitance / unit area of Gate electrode
        VGS = Gate to Source Voltage
    VGS(th) = Gate Threshold (Turn-on)Voltage
    VDS(ON) = Drain to Source On Voltage
        W = Channel width
        L = Channel length
```

In this region of operation the $\operatorname{IDS}(\mathrm{ON})$ value is proportional to the $\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}$ value and the device can be used as a gate-voltage controlled resistor.

For higher values of $\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}$ where $\mathrm{V}_{\mathrm{DS}(\mathrm{ON})} \geq \mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{GS}}($ th $)$, the saturation current $\operatorname{IDS}(\mathrm{ON})$ is now given by (approx.):

$$
\operatorname{IDS}(\mathrm{ON})=\mathrm{u} \cdot \mathrm{COX} \cdot \mathrm{~W} / \mathrm{L} \cdot\left[\mathrm{~V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{GS}}(\mathrm{th})\right]^{2}
$$

# PERFORMANCE CHARACTERISTICS OF EPAD® PRECISION MATCHED PAIR MOSFET FAMILY (cont.) 

## SUB-THRESHOLD REGION OF OPERATION

The gate threshold (turn-on) voltage $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ of the EPAD MOSFET is a voltage below which the MOSFET conduction channel rapidly turns off. For analog designs, this gate threshold voltage directly affects the operating signal voltage range and the operating bias current levels.

At a voltage below $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$, an EPAD MOSFET exhibits a turn-off characteristic in an operating region called the subthreshold region. This is when the EPAD MOSFET conduction channel rapidly turns off as a function of decreasing applied gate voltage. The conduction channel, induced by the gate voltage on the gate electrode, decreases exponentially and causes the drain current to decrease exponentially as well. However, the conduction channel does not shut off abruptly with decreasing gate voltage, but rather decreases at a fixed rate of about 104 mV per decade of drain current decrease. For example, for the ALD2108xx device, if the gate threshold voltage is +0.20 V , the drain current is $10 \mu \mathrm{~A}$ at $\mathrm{VGS}=+0.20 \mathrm{~V}$. At $\mathrm{V}_{\mathrm{GS}}=+0.096 \mathrm{~V}$, the drain current would decrease to $1 \mu \mathrm{~A}$. Extrapolating from this, the drain current is about $0.1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{GS}}=0.00 \mathrm{~V}, 1 \mathrm{nA}$ at $\mathrm{V}_{\mathrm{GS}}=-0.216 \mathrm{~V}$, and so forth. This subthreshold characteristic extends all the way down to current levels below 1 nA and is limited by junction leakage currents.

At a drain current of "zero current" as defined and selected by the user, the $\mathrm{V}_{\mathrm{GS}}$ voltage at that zero current can now be estimated. Note that using the above example, with $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})=+0.20 \mathrm{~V}$, the drain current still hovers around 100 nA when the gate is at ground voltage. With a device that has $\mathrm{VGS}_{\mathrm{GS}}(\mathrm{th})=+0.40 \mathrm{~V}$ (part number ALD210804), the drain current is about $2 n A$ when the gate is at ground potential. Thus, in this case an input signal referenced to ground can operate with a natural drain current of only $2 n A$ internal bias current, dissipating nano-watts of power.

## LOW POWER AND NANOPOWER

When supply voltages decrease, the power consumption of a given load resistor decreases as the square of the supply voltage. Thus, one of the benefits in reducing supply voltage is to reduce power consumption. While decreasing power supply voltages and power consumption go hand-in-hand with decreasing useful AC bandwidth and increased noise effects in the circuit, a circuit designer can make the necessary tradeoffs and adjustments in any given circuit design and bias the circuit accordingly for optimal performance.

With EPAD MOSFETs, a circuit that performs any specific function can be designed so that power consumption of that circuit is minimized. These circuits operate in low power mode where the power consumed is measure in $\mathrm{mW}, \mu \mathrm{W}$, and nW (nano-watt) region and still provide a useful and controlled circuit function operation.

## ZERO TEMPERATURE COEFFICIENT (ZTC) OPERATION

For an EPAD MOSFET in this product family, operating points exist where the various factors that cause the current to increase as a function of temperature balance out those that cause the current to decrease, thereby canceling each other, and resulting in a net temperature coefficient of near zero. An example of this temperature stable operating point is obtained by a ZTC voltage bias condition, which is 0.38 V above $\mathrm{V}_{\mathrm{GS}}\left(\right.$ th) when $\mathrm{V}_{\mathrm{DS}}(\mathrm{ON})=+0.1 \mathrm{~V}$, resulting in a temperature stable current level of about $380 \mu \mathrm{~A}$ for the ALD2108xx and $760 \mu \mathrm{~A}$ for the ALD2129xx devices.

## PERFORMANCE CHARACTERISTICS

Performance characteristics of the EPAD MOSFET product family are shown in the following graphs. In general, the gate threshold voltage shift for each member of the product family causes other affected electrical characteristics to shift linearly with $V_{G S}(t h)$ bias voltage. This linear shift in $V_{G S}$ causes the subthreshold I-V curves to shift linearly as well. Accordingly, the subthreshold operating current can be determined by calculating the gate source voltage drop relative to its gate threshold voltage, $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$.

## NORMALLY-ON FIXED RDS(ON) AT VGS = GROUND

Several members of this MOSFET family produce a fixed resistance when their gate is grounded. For ALD210800, the drain current at $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$ is $@ 10 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{GS}}=0.00 \mathrm{~V}$. Thus, just by grounding the gate of the ALD210800, a resistor with $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}=\sim 10 \mathrm{~K} \Omega$ is produced (For ALD212900 device, $\operatorname{RDS}(O N)=\sim 5 K \Omega)$. When an ALD214804 gate is grounded, the drain current IDS $=424 \mu \mathrm{~A} @$ $\mathrm{V}_{\mathrm{DS}}=0.1 \mathrm{~V}$, producing $\operatorname{RSS}(\mathrm{ON})=\sim 236 \Omega$. Similarly, ALD214813 and ALD214835 produces 1.71 mA and 3.33 mA for each MOSFET, respectively, at $\mathrm{V}_{\mathrm{GS}}=0.00 \mathrm{~V}$, producing $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ values of $59 \Omega$ and $30 \Omega$, respectively. For example, when all 4 MOSFETs in an ALD214835 are connected in parallel, an on-resistance of $30 / 4=$ $\sim 7.5 \Omega$ is measured between the Drain and Source terminals when $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}-=0.00 \mathrm{~V}$, producing a fixed on-resistance without any gate bias voltages applied to the device.

## MATCHING CHARACTERISTICS

One of the key performance benefits of using matched-pair EPAD MOSFETs is to maintain temperature tracking between the different devices in the same package. In general, for EPAD MOSFET matched pair devices, one device of the matched pair has gate leakage currents, junction temperature effects, and drain current temperature coefficient as a function of bias voltage that cancel out similar effects of the other device, resulting in a temperature stable circuit. As mentioned earlier, this temperature stability can be further enhanced by biasing the matched-pairs at Zero Tempco (ZTC) point, even though that may require special circuit configurations and power consumption design considerations.

## POWER SUPPLY SEQUENCES AND ESD CONTROL

EPAD MOSFETs are robust and reliable, as demonstrated by more than a decade of production history supplied to a large installed base of customers across the world. However, these devices do require a few design and handling precautions in order for them to be used successfully.

EPAD MOSFETs, being a CMOS Integrated Circuit, in addition to having Drain, Gate and Source pins normally found in a MOSFET device, have three other types of pins, namely $\mathrm{V}+$, V - and IC pins. $\mathrm{V}+$ is connected to the substrate, which must always be connected to the most positive supply in a circuit. V - is the body of the MOSFET, which must be connected to the most negative supply voltage in the circuit. IC pins are internally connected pins, which must also be connected to V-. Drain, Gate and Source pins must have voltages between V - and $\mathrm{V}+$ at all times.

Proper power-up sequencing requires powering up supply voltages before applying any signals. During the power down cycle, remove all signals before removing V - and $\mathrm{V}+$. This way internally back biased diodes are never allowed to become forward biased, possibly causing damage to the device. Of course, standard ESD control procedures should also be observed so that static charge does not degrade the performance of the devices.


FORWARD TRANSFER CHARACTERISTICS


FORWARD TRANSFER CHARACTERISTICS
LOW VOLTAGE


LOW VOLTAGE OUTPUT CHARACTERISTICS


FORWARD TRANSFER CHARACTERISTICS EXPANDED (SUBTHRESHOLD)


FORWARD TRANSFER CHARACTERISTICS FURTHER EXPANDED (SUBTHRESHOLD)


## TYPICAL PERFORMANCE CHARACTERISTICS (cont.)



LOW LEVEL OUTPUT CONDUCTANCE vs. GATE THRESHOLD VOLTAGE


TRANSCONDUCTANCE vs. AMBIENT TEMPERATURE


HIGH LEVEL OUTPUT CONDUCTANCE vs. GATE THRESHOLD VOLTAGE


HIGH LEVEL OUTPUT CONDUCTANCE vs. AMBIENT TEMPERATURE


TRANSCONDUCTANCE vs. GATE THRESHOLD VOLTAGE


## TYPICAL PERFORMANCE CHARACTERISTICS (cont.)

OUTPUT CHARACTERISTICS


DRAIN SOURCE ON CURRENT vs. GATE SOURCE OVERDRIVE VOLTAGE


GATE SOURCE OVERDRIVE VOLTAGE vs. DRAIN SOURCE ON CURRENT


ZERO TEMPERATURE COEFFICIENT (ZTC)


GATE SOURCE OVERDRIVE VOLTAGE vs. DRAIN SOURCE ON CURRENT


GATE THRESHOLD VOLTAGE vs. AMBIENT TEMPERATURE


## TYPICAL PERFORMANCE CHARACTERISTICS (cont.)




## TYPICAL APPLICATIONS

## CURRENT SOURCE MIRROR



DIFFERENTIAL AMPLIFIER

$M_{1}, M_{2}: N$ - Channel MOSFET

CURRENT SOURCE WITH GATE CONTROL


## CURRENT SOURCE MULTIPLICATION



MSET, M1..MN: N - Channel MOSFET

## TYPICAL APPLICATIONS (cont.)

## BASIC CURRENT SOURCES

## N- CHANNEL CURRENT SOURCE


$\mathrm{M}_{1}, \mathrm{M}_{2}: \mathrm{N}$ - Channel MOSFET

P- CHANNEL CURRENT SOURCE

$M_{3}, M_{4}$ : P-Channel MOSFET

## CASCODE CURRENT SOURCES



## SOIC-8 PACKAGE DRAWING

8 Pin Plastic SOIC Package


| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.35 | 1.75 | 0.053 | 0.069 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.10 | 0.25 | 0.004 | 0.010 |
| b | 0.35 | 0.45 | 0.014 | 0.018 |
| C | 0.18 | 0.25 | 0.007 | 0.010 |
| D-8 | 4.69 | 5.00 | 0.185 | 0.196 |
| E | 3.50 | 4.05 | 0.140 | 0.160 |
| e | 1.27 BSC |  | 0.050 |  |
| BSC |  |  |  |  |
| H | 5.70 | 6.30 | 0.224 | 0.248 |
| L | 0.60 | 0.937 | 0.024 | 0.037 |
| $\boldsymbol{\varnothing}$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| S | 0.25 | 0.50 | 0.010 | 0.020 |



## PDIP－8 PACKAGE DRAWING

## 8 Pin Plastic DIP Package



| Dim | Millimeters |  | Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| $\mathbf{A}$ | 3.81 | 5.08 | 0.105 | 0.200 |
| $\mathbf{A}_{\mathbf{1}}$ | 0.38 | 1.27 | 0.015 | 0.050 |
| $\mathbf{A}_{\mathbf{2}}$ | 1.27 | 2.03 | 0.050 | 0.080 |
| $\mathbf{b}$ | 0.89 | 1.65 | 0.035 | 0.065 |
| $\mathbf{b}_{\mathbf{1}}$ | 0.38 | 0.51 | 0.015 | 0.020 |
| $\mathbf{c}$ | 0.20 | 0.30 | 0.008 | 0.012 |
| $\mathbf{D - 8}$ | 9.40 | 11.68 | 0.370 | 0.460 |
| $\mathbf{E}$ | 5.59 | 7.11 | 0.220 | 0.280 |
| $\mathbf{E}_{\mathbf{1}}$ | 7.62 | 8.26 | 0.300 | 0.325 |
| $\mathbf{e}$ | 2.29 | 2.79 | 0.090 | 0.110 |
| $\mathbf{e}_{\mathbf{1}}$ | 7.37 | 7.87 | 0.290 | 0.310 |
| $\mathbf{L}$ | 2.79 | 3.81 | 0.110 | 0.150 |
| $\mathbf{S - 8}$ | 1.02 | 2.03 | 0.040 | 0.080 |
| $\boldsymbol{\varnothing}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |



勝 特 力材 料 886－3－5753170胜特力电子（上海）86－21－34970699胜特力电子（深圳）86－755－83298787

Http：／／www．100y．com．tw


[^0]:    ＊Contact factory for industrial temp．range or user－specified threshold voltage values．

