

# Features

1. The protection IC and The Dual-Nch MOSFET to use common Drain are integrated into One-packaging IC.

2. Reduced Pin-Count by fully connecting internally.

3. Application Part

## 1) Protection IC

① Uses high withstand voltage CMOS process.

- The charger section can be connected up to absolute maximum rating 28V.

② Detection voltage precision

- Overcharge detection voltage

$$\pm 25\text{mV} \text{ (Ta=25}^\circ\text{C)}, \pm 45\text{mV} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Overdischarge detection voltage

$$\pm 70\text{mV} \text{ (Ta=25}^\circ\text{C)}, \pm 80\text{mV} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Discharging overcurrent detection voltage

$$\pm 10\text{mV} \text{ (Ta=25}^\circ\text{C)}, \pm 20\text{mV} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Charging overcurrent detection voltage

$$\pm 10\text{mV} \text{ (Ta=25}^\circ\text{C)}, \pm 20\text{mV} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

③ Built-in detection delay times

- Overcharge detection delay time

$$1.00 \pm 0.20\text{s} \text{ (Ta=25}^\circ\text{C)}, 1.00[+0.50, -0.40]\text{s} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Overdischarge detection delay time

$$20.0 \pm 4.0\text{ms} \text{ (Ta=25}^\circ\text{C)}, 20.0[+10.0, -8.0]\text{ms} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Discharging overcurrent detection delay time

$$12.0 \pm 2.4\text{ms} \text{ (Ta=25}^\circ\text{C)}, 12.0[+6, -4.8]\text{ms} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Charging overcurrent detection delay time

$$16.6 \pm 3.8\text{ms} \text{ (Ta=25}^\circ\text{C)}, 16.6[+8.4, -7.0]\text{ms} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

- Short detection delay time

$$400[+160, -170]\mu\text{s} \text{ (Ta=25}^\circ\text{C)}, 400[+400, -220]\mu\text{s} \text{ (Ta=-30}\sim\text{70}^\circ\text{C)}$$

④ With abnormal charger detection function.

⑤ 0V charge function is allowed

⑥ Auto Wake-up function is allowed

## 2) FET

① Using advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltage as low as 2.5V while retaining a 12V  $V_{GS(MAX)}$ .

② The protection for ESD

③ Common drain configuration

④ General characteristics

- $V_{DS}$  (V) = 24V

- $I_D$  (A) = 7A

- $R_{DS(ON)} < 19\text{m}\Omega$  ( $V_{GS} = 3.9\text{V}$ ,  $I_D = 1\text{A}$ )

- ESD Rating : 2000V HBM

勝特力材料 886-3-5753170

勝特力电子(上海) 86-21-34970699


勝特力电子(深圳) 86-755-83298787

[Http://www.100y.com.tw](http://www.100y.com.tw)


# Pin Assignment

[ Package : UTEP-6LS ]

<Top view>



<Bottom view>



1	Source 1
2	Vss
3	VDD
4	V-
5	N.C. (No Connect )
6	Source 2
7	Drain

# Block Diagram

