





CSD16401Q5

SLPS200D - JANUARY 2018 - REVISED OCTOBER 2023

## CSD16401Q5 25-V N-Channel NexFET<sup>™</sup> Power MOSFET

## 1 Features

Texas

Ultra-Low  $Q_g$  and  $Q_{gd}$  Low Thermal Resistance

**INSTRUMENTS** 


- Avalanche Rated
- SON 5-mm × 6-mm Plastic Package


## 2 Applications

- Point-of-Load Synchronous Buck Converter for Applications in Networking, Telecom and **Computing Systems**
- Optimized for Synchronous FET Applications

## **3 Description**

This 25-V, 1.3-mΩ, 5-mm × 6-mm SON NexFET™ power MOSFET has been designed to minimize losses in power conversion applications.





#### **Product Summary**

T <sub>A</sub> = 25°	C	VAL	UNIT		
V <sub>DS</sub>	Drain-to-Source Voltage	25	25		
Qg	Gate Charge, Total (4.5 V)	21	nC		
Q <sub>gd</sub>	Gate Charge, Gate-to-Drain	5.2	nC		
Б	Drain-to-Source	V <sub>GS</sub> = 4.5 V	1.8	mΩ	
R <sub>DS(on)</sub>	On-Resistance	V <sub>GS</sub> = 10 V	1.3	1112	
V <sub>GS(th)</sub>	Threshold Voltage	1.5		V	

#### Device Information<sup>(1)</sup>


DEVICE	MEDIA	QTY	PACKAGE	SHIP						
CSD16401Q5	13-Inch Reel	2500	SON 5.00-mm × 6.00-mm Plastic Package	Tape and Reel						

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Absolute Maximum Ratings

T <sub>A</sub> = 2	5°C	VALUE	UNIT	
V <sub>DS</sub>	Drain-to-Source Voltage	25	V	
V <sub>GS</sub>	Gate-to-Source Voltage	-12 to 16	V	
	Continuous Drain Current (Package Limited)	100		
ID	Continuous Drain Current (Silicon Limited), $T_{C} = 25^{\circ}C$	261	А	
	Continuous Drain Current <sup>(1)</sup>	38		
I <sub>DM</sub>	Pulsed Drain Current, $T_A = 25^{\circ}C^{(2)}$	240	А	
Б	Power Dissipation <sup>(1)</sup>	3.1	w	
PD	Power Dissipation, T <sub>C</sub> = 25°C	156	vv	
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction, Storage Temperature	-55 to 150	°C	
E <sub>AS</sub>	Avalanche Energy, Single Pulse I <sub>D</sub> = 100 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$	500	mJ	

- $R_{\theta JA} = 40^{\circ}$ C/W on 1-in<sup>2</sup> (6.45-cm<sup>2</sup>) Cu 2-oz (0.071-mm) thick (1) on 0.06-in (1.52-mm) thick FR4 PCB.
- (2) Max  $R_{\theta JC}$  = 0.8°C/W, pulse duration ≤ 100 µs, duty cycle ≤ 1%



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Specifications	
5.1 Electrical Characteristics	3
5.2 Thermal Information	3
5.3 Typical MOSFET Characteristics	4
,,	

6 Device and Documentation Support	7
6.1 Receiving Notification of Documentation Updates	7
6.2 Support Resources	7
6.3 Trademarks	
6.4 Electrostatic Discharge Caution	
6.5 Glossary	7
7 Mechanical, Packaging, and Orderable Information	

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (January 2018) to Revision D (October 2023)	Page
Updated the numbering format for tables, figures, and cross-references throughout the	document1
Changes from Revision B (August 2015) to Revision C (January 2018)	Page
Added V <sub>DS</sub> = 5 V to Figure 5-3	
Changes from Revision A (September 2010) to Revision B (August 2015)	Page
Added part number to title	1
Enhanced Description	1
Added Device and Documentation Support section and Mechanical, Packaging, and O	orderable Information
<ul> <li>Updated pulsed current</li></ul>	1
<ul> <li>Updated Figure 5-1 to a normalized R<sub>θJC</sub> curve</li> </ul>	4
Updated the SOA in Figure 5-10	
Changes from Revision * (August 2009) to Revision A (September 2010)	Page
Deleted environmental bullets from Features list	



## **5** Specifications

### **5.1 Electrical Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS				
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	25		V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V		1	μA
I <sub>GSS</sub>	Gate-to-source leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = -12 V to 16 V		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.2 1.5	1.9	V
<b>D</b>	Durain to country on noninteners	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 40 A	1.8	2.3	0
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A	1.3	1.6	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 40 A	168		S
DYNAMI	C CHARACTERISTICS			I	
CISS	Input capacitance		3150	4100	pF
C <sub>OSS</sub>	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 12.5 V, <i>f</i> = 1 MHz	2530	3300	pF
C <sub>RSS</sub>	Reverse transfer capacitance		175	230	pF
R <sub>g</sub>	Series gate resistance		1.2	2.4	Ω
Qg	Gate charge total (4.5 V)		21	29	nC
Q <sub>gd</sub>	Gate charge, gate-to-drain		5.2		nC
Q <sub>gs</sub>	Gate charge, gate-to-source	V <sub>DS</sub> = 12.5 V, ID = 40 A	8.3		nC
Qg(th)	Gate charge at Vth		4.8		nC
Q <sub>OSS</sub>	Output charge	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V	55		nC
t <sub>d(on)</sub>	Turnon delay time		16.6		ns
t <sub>r</sub>	Varian-to-source on-resistance       Varian-to-source on-resistance         Variansconductance       Variansconductance         CHARACTERISTICS         Input capacitance         Dutput capacitance         Dutput capacitance         Dutput capacitance         Determine transfer capacitance         Bate charge total (4.5 V)         Bate charge, gate-to-drain         Bate charge, gate-to-source         Bate charge at Vth         Dutput charge       Variant         Bate the charge at Vth         Dutput charge       Variant         Bate the charge at Vth       Variant         Dutput charge       Variant         Bate the charge at Vth       Variant         Dutput charge       Variant         Bate the charge at Vth       Variant         Dutput the charge       Variant         Bate the charge at Vth       Variant         Dutput the charge       Variant         Bate the charge at Vth       Varian	V <sub>DS</sub> = 12.5 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 40 A	30		ns
t <sub>d(off)</sub>	Turnoff delay time	$R_{\rm G} = 2 \Omega$	20		ns
t <sub>f</sub>	Fall time		12.7		ns
DIODE C	CHARACTERISTICS	1	1		
V <sub>SD</sub>	Diode forward voltage	I <sub>S</sub> = 40 A, V <sub>GS</sub> = 0 V	0.85	1	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 15 V, I <sub>F</sub> = 40 A, di/dt = 300 A/µs	72		nC
t <sub>rr</sub>	Reverse recovery time	V <sub>DD</sub> = 15 V, I <sub>F</sub> = 40 A, di/dt = 300 A/µs	45		ns

### **5.2 Thermal Information**

#### $T_A = 25^{\circ}C$ (unless otherwise noted)


	THERMAL METRIC	MIN	ТҮР	MAX	UNIT
$R_{\theta JC}$	Thermal resistance, junction-to-case <sup>(1)</sup>			0.8	°C/W
$R_{\thetaJA}$	Thermal resistance, junction-to-ambient <sup>(1)</sup> <sup>(2)</sup>			50	°C/W

R<sub>0JC</sub> is determined with the device mounted on a 1-in (2.54-cm) square, 2-oz(0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × (1) 3.81-cm), 0.06-in (1.52-mm) thick FR4 board.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1 in<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz (0.071-mm) thick Cu.

(2)


CSD16401Q5 SLPS200D – JANUARY 2018 – REVISED OCTOBER 2023





## **5.3 Typical MOSFET Characteristics**


T<sub>A</sub> = 25°C (unless otherwise noted)






### **5.3 Typical MOSFET Characteristics**

T<sub>A</sub> = 25°C (unless otherwise noted)



## **5.3 Typical MOSFET Characteristics (continued)**

T<sub>A</sub> = 25°C (unless otherwise noted)





## 6 Device and Documentation Support

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 6.3 Trademarks

NexFET<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 6.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



## 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD16401Q5	ACTIVE	VSON-CLIP	DQH	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16401	Samples
CSD16401Q5T	ACTIVE	VSON-CLIP	DQH	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD16401	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com


## PACKAGE OPTION ADDENDUM


15-Sep-2023



www.ti.com

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nor	ninal
-------------------------	-------

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD16401Q5T	VSON- CLIP	DQH	8	250	178.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

13-Oct-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD16401Q5T	VSON-CLIP	DQH	8	250	180.0	180.0	79.0


# **DQH0008A**



# **PACKAGE OUTLINE**

## VSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **DQH0008A**

# **EXAMPLE BOARD LAYOUT**

## VSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




# **DQH0008A**

# **EXAMPLE STENCIL DESIGN**

## VSON-CLIP - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

