

Ultralow Input Bias Current Operational Amplifier

AD549

FEATURES

Ultralow input bias current 60 fA maximum (AD549L) 250 fA maximum (AD549J) Input bias current guaranteed over the common-mode voltage range Low offset voltage 0.25 mV maximum (AD549K) 1.00 mV maximum (AD549J) Low offset drift 5 µV/°C maximum (AD549K) 20 µV/°C maximum (AD549J) Low power 700 µA maximum supply current Low input voltage noise 4 µV p-p over 0.1 Hz to 10 Hz MIL-STD-883B parts available 特 APPLICATIONS

Electrometer amplifier

Photodiode preamp pH electrode buffer Vacuum ion gauge measurement

GENERAL DESCRIPTION

The AD549 is a monolithic electrometer operational amplifier with very low input bias current. Input offset voltage and input offset voltage drift are laser trimmed for precision performance. The ultralow input current of the part is achieved with Topgate^{**} JFET technology, a process development exclusive to Analog Devices, Inc. This technology allows fabrication of extremely low input current JFETs compatible with a standard junction isolated bipolar process. The $10^{15} \Omega$ common-mode impedance, which results from the bootstrapped input stage, ensures that the input current is essentially independent of the common-mode voltage.

The AD549 is suited for applications requiring very low input current and low input offset voltage. It excels as a preamp for a wide variety of current output transducers, such as photodiodes, photomultiplier tubes, or oxygen sensors. The AD549 can also be used as a precision integrator or low droop sample-and-hold. The AD549 is pin compatible with standard FET and electrometer op amps, allowing designers to upgrade the performance of present systems at little additional cost.

The AD549 is available in a TO-99 hermetic package. The case is connected to Pin 8, thus, the metal case can be independently

Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

connected to a point at the same potential as the input terminals, minimizing stray leakage to the case. The AD549 is available in four performance grades. The J, K, and L versions are rated over the commercial temperature range of 0°C to +70°C. The S grade is specified over the military temperature range of -55°C to +125°C and is available processed to MIL-STD-883B, Rev. C. Extended reliability plus screening is also available. Plus screening includes 168 hour burn-in, as well as other environmental and physical tests derived from MIL-STD-883B, Rev. C.

PRODUCT HIGHLIGHTS

- 1. The AD549 input currents are specified, 100% tested, and guaranteed after the device is warmed up. They are guaranteed over the entire common-mode input voltage range.
- 2. The AD549 input offset voltage and drift are laser trimmed to 0.25 mV and 5 μ V/°C (AD549K), and to 1 mV and 20 μ V/°C (AD549J).
- 3. A maximum quiescent supply current of 700 μA minimizes heating effects on input current and offset voltage.
- AC specifications include 1 MHz unity-gain bandwidth and 3 V/μs slew rate. Settling time for a 10 V input step is 5 μs to 0.01%.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2002-2008 Analog Devices, Inc. All rights reserved.




Figure 1.

TABLE OF CONTENTS

TABLE OF CONTENTS
Features 1
Applications1
Connection Diagram1
General Description1
Product Highlights 1
Revision History 2
Specifications
Absolute Maximum Ratings5
ESD Caution
Typical Performance Characteristics6
Functional Description10
Minimizing Input Current10
Circuit Board Notes10
REVISION HISTORY

OX.COM.TW

REVISION HISTORY

Circuit Board Notes 10	
REVISION HISTORY	
3/08—Rev. G to Rev. H	
Changes to Features	5/06—l
Changes to Figure 1 1	Remove
Deleted Package Option Parameter	8/05—l
Inserted ESD Caution	Change
Changes to Figure 2, Figure 3, and Figure 7	Change
	5/04—l
Changes to Figure 11	Update
Changes to Figure 41	Change
WWW. WYWWWWWWWW	Update
7/07—Rev. F to Rev. G Changes to Figure 45	Added
Changes to Figure 45 16	
Changes to Temperature Compensated pH Probe	10/02-
Amplifier Section	Deleted
Changes to Figure 46	Edits to
Changes to Ordering Guide	Deleted
	Update
	7/02—1
	Edits to

1	WW.100Y.COM.TW	
l	Offset Nulling	11
L	AC Response with High Value Source and Feedback	
L	Resistance	12
N	Common-Mode Input Voltage Overload	12
N	Differential Input Voltage Overload	13
2	Input Protection	13
3	Sample and Difference Circuit to Measure Electromete	er
5	Leakage Currents	
	Photodiode Interface	
M.T	Log Ratio Amplifier	15
	Temperature Compensated pH Probe Amplifier	16
014	Outline Dimensions	18
COM	Ordering Guide	18
$^{1}CO_{N}$		

100Y.COM.TW

100Y.COM.T

WWW.100Y.C

10	
.100X	5/06—Rev. E to Rev. F
100	Removed ESD Caution
4	V.COM. TW WWW. ONLOUM
	8/05—Rev. D to Rev. E
	Change to Figure 229
6	F/AL D = C to D = D
7	5/04—Rev. C to Rev. D
8	Updated FormatUniversal
14	Changes to Features1
	Updated Outline Dimensions 18
	Added Ordering Guide 18
16	WILL CONTRACTOR ON TO STRATE
	10/02—Rev. B to Rev. C
17	Deleted Product Highlights #51
17	Edits to Specifications
18	Deleted Metallization Photograph
	Updated Outline Dimensions
	7/02—Rev. A to Rev. B
	Edits to Specifications2
	WW 100Y.CONTR WY 100Y.COMTY

WWW.100Y.COM.T

WWW.100Y

WWW.100Y.COM.TW

WWW.100

SPECIFICATIONS

@ 25°C and V_s = ±15 V dc, unless otherwise noted; all minimum and maximum specifications are guaranteed; specifications in **boldface** are tested on all production units at final electrical test, and results from those tests are used to calculate outgoing quality levels.

M.L		AD549J		L.TV	AD549K	N .	N.	AD549L			AD549S		
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
INPUT BIAS CURRENT ¹				Mr			WW			. The			
Either Input, $V_{CM} = 0 V$	N.	150	250	M	75	100		40	60	1.1	75	100	fA
Either Input, $V_{CM} = \pm 10 V$	W	150	250	Dr.	75	100	NN I	40	60	T	75	100	fA
Either Input at T_{MAX} , V _{CM} = 0 V		11		COM	4.2		WW	2.8			420		рА
Offset Current		50			30		-	20		DIAT	30		fA
Offset Current at T _{MAX}		2.2			1.3			0.85		MO	125		рА
INPUT OFFSET VOLTAGE ²		NW.		1.0	WT .				001.		NTN .		
Initial Offset		0.5	1.0	-TC	0.15	0.25	-	0.3	0.5	CO_{D}	0.3	0.5	mV
Offset at T _{MAX}			1.9	01.0		0.4			0.9	~		2.0	mV
vs. Temperature		10	20	N.	2	5		5	10	1.00	10	15	μV/°C
vs. Supply	.4	32	100	00 -	10	32		10	32	-1 C	10	32	μV/V
vs. Supply, T _{MIN} to T _{MAX}	N	32	100	1001	10	32		10	32	1.	32	50	μV/V
Long-Term Offset Stability	IN	15 📢	N W	1	15	W		15	Ve .	NY.	15	Ŵ	μV/month
INPUT VOLTAGE NOISE		-		1.100	100	1. · · · ·	<t< td=""><td></td><td>NN?</td><td>×1</td><td>COM</td><td></td><td></td></t<>		NN?	×1	COM		
f = 0.1 Hz to 10 Hz	WT	4		110	4	6		4		1001	4		μV p-p
f = 10 Hz		90		1.20	90	12.2	N	90 🔨			90		nV/√Hz
f = 100 Hz	1.1.1	60		IN.	60			60		.100	60		nV/√Hz
f = 1 kHz		35			35		WT	35		-110	35		nV/√Hz
f = 10 kHz	W.	35		WW	35			35		N.10	35		nV/√Hz
INPUT CURRENT NOISE	M.	55						55		N.1	55	N.	1107 9112
f = 0.1 Hz to 10 Hz	On-	0.7		NN Y	0.5		17.	0.36			0.5		fA rms
f = 1 kHz	MO.	0.22		-	0.16		N1	0.11		NN.	0.16		fA/√Hz
		0.22			0.10		NI.	0.11			0.10	CON	ΙΑ/γΠΖ
Differential	CO			W			0.51			1 M Y			WT N
		1013111			10 ¹³ 1		OM	1013111		A	1013111		Ollar
$V_{\text{DIFF}} = \pm 1$	1.00	10 ¹³ 1		N	10.401			1013 1			1013 1		Ω pF
Common Mode	J C	1.015110.0			1015110.0		COr	1015110.0		WV	1015110.0		
$V_{CM} = \pm 10 V$	11	1015 0.8			1015 0.8	100 -		1015 0.8			1015 0.8	<u>- 1</u> C	Ω pF
OPEN-LOOP GAIN	N.							WT.					TIME
$V_{OUT} @ \pm 10 V, R_L = 10 k\Omega$	300	1000		300	1000		300	1000		300	1000		V/mV
$\label{eq:Vout} \begin{split} V_{\text{OUT}} @ \pm 10 \text{ V}, \text{R}_{\text{L}} = 10 \text{k}\Omega, \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{split}$	300	800		300	800		300	800		300	800		V/mV
$V_{\text{OUT}} = \pm 10$ V, $R_L = 2$ k Ω	100	250		100	250		100	250		100	250		V/mV
$\label{eq:Vout} \begin{split} V_{\text{OUT}} &= \pm 10 \text{ V}, \text{R}_{\text{L}} = 2 k\Omega, \\ T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{split}$	80	200	MT	80	200	WW	80	200	TW	25	150	N.100	V/mV
INPUT VOLTAGE RANGE							100						(O)
Differential ³	111.		±20	Wn		±20			±20			±20	V
Common-Mode Voltage	-10		+10	-10		+10	-10		+10	-10		+10	V
Common-Mode Rejection Ratio				TW			N.1						100 1.C
101/21/20101/	80	90		90	100		90	100		90	100		dB
$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$	76	80		80	90		80	90		80	90		dB

AD549		OOY.C	T.MC	N N		NWW	100×	N.CON	A.T.W				
Ma		AD549J	Mar	M.	AD549	(N.10	AD549	LN.T		AD549	s	
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Мах	Unit
OUTPUT CHARACTERISTICS		N.100	100				11.		COMP.	N/			
$\label{eq:Vout} \begin{split} V_{\text{OUT}} @\ R_{\text{L}} = 10 \ k\Omega, \ T_{\text{MIN}} \ to \\ T_{\text{MAX}} \end{split}$	-12		+12	-12		+12	-12		+12	-12		+12	V
$V_{OUT} @ R_L = 2 k\Omega$, T_{MIN} to T_{MAX}	-10		+10	-10		+10	-10		+10	-10		+10	V
Short-Circuit Current	15	20	35	15	20	35	15	20	35	15	20	35	mA
T _{MIN} to T _{MAX}	9			9			9			6			mA
Load Capacitance Stability, G = +1		4000		.COJ	4000		W	4000		D_{M}	4000		рF
FREQUENCY RESPONSE		W	1.100	$_{1}$ CO	Mr.	N		$M_{M^{*}}$.Vo	O.	Wm		
Unity Gain, Small Signal	0.7	1.0		0.7	1.0		0.7	1.0		0.7	1.0		MHz
Full Power Response		50		Y.C	50			50			50		kHz
Slew Rate	2	3		2	3		2	3		2	3		V/µs
Settling Time, 0.1%		4.5		001.	4.5			4.5			4.5		μs
Settling Time, 0.01%	N	5 🔨			5			5		N.C.	5		μs
Overload Recovery, 50% Overdrive, G = -1	N	2		100	200N			2		oy.	2		μs
POWER SUPPLY			WW		N.CO	A.	1	N	M_{M}	M	00	WT.	
Rated Performance	1.1.	±15		N.10	±15		a 1	±15		100	±15		V
Operating	±5		±18	±5		±18	±5		±18	±5		±18	V
Quiescent Current	1	0.60	0.70	11.	0.60	0.70	W	0.60	0.70		0.60	0.70	mA
TEMPERATURE RANGE	1.1			W	100	COM.	-		IN	1.10	ALC C	DMr.	
Operating, Rated Performance	0		70	0		70	0		70	-55		+125	°C
Storage	-65		+150	-65		+150	-65		+150	-65		+150	°C

LOOX.COM.TW

¹ Bias current specifications are guaranteed after five minutes of operation at T_A = 25°C. Bias current increases by a factor of 2.3 for every 10°C rise in temperature. WWW.100Y.COM.T WWW.100

 2 Input offset voltage specifications are guaranteed after five minutes of operation at $T_A=25^\circ C.$

 3 Defined as maximum continuous voltage between the inputs, such that neither input exceeds ± 10 V from ground.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation	500 mW
Input Voltage ¹	±18 V
Output Short-Circuit Duration	Indefinite
Differential Input Voltage	+Vs and -Vs
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	MT.N.
AD549J, AD549K, AD549L	0°C to +70°C
AD549S	-55°C to +125°C
Lead Temperature (Soldering, 60 sec)	300°C

 $^{\rm 1}$ For supply voltages less than ± 18 V, the absolute maximum input voltage is equal to the supply voltage.


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS









Figure 4. Output Voltage Swing vs. Load Resistance






Figure 7. Open-Loop Gain vs. Supply Voltage

200-00511


00511-011


00511-012


00511-013


10k


20




















Figure 19. Unity-Gain Follower




Figure 20. Unity-Gain Follower Large Signal Pulse Response

00511-020




Figure 21. Unity-Gain Follower Small Signal Pulse Response




Figure 22. Unity-Gain Inverter




Figure 23. Unity-Gain Inverter Large Signal Pulse Response




Figure 24. Unity-Gain Inverter Small Signal Pulse Response WWW.100Y.COM.TV

FUNCTIONAL DESCRIPTION MINIMIZING INPUT CURRENT

The AD549 is optimized for low input current and offset voltage. Careful attention to how the amplifier is used reduces input currents in actual applications.

Keep the amplifier operating temperature as low as possible to minimize input current. Like other JFET input amplifiers, the AD549 input current is sensitive to chip temperature, rising by a factor of 2.3 for every 10°C. Figure 25 is a plot of the AD549 input current vs. ambient temperature.





Figure 25. Input Bias Current vs. Ambient Temperature

On-chip power dissipation raises the chip operating temperature, causing an increase in input bias current. Due to the low quiescent supply current of the AD549, the chip temperature is less than 3°C higher than its ambient temperature when the (unloaded) amplifier is operating with 15 V supplies. The difference in the input current is negligible.

However, heavy output loads can cause a significant increase in chip temperature and a corresponding increase in the input current. Maintaining a minimum load resistance of 10 Ω is recommended. Input current vs. additional power dissipation due to output drive current is plotted in Figure 26.



CIRCUIT BOARD NOTES

A number of physical phenomena generate spurious currents that degrade the accuracy of low current measurements. Figure 27 is a schematic of a current to voltage (I-to-V) converter with these parasitic currents modeled.




Figure 27. Sources of Parasitic Leakage Currents

Finite resistance from input lines to voltages on the board, modeled by Resistor R_P , results in parasitic leakage. Insulation resistance of more than $10^{15} \Omega$ must be maintained between the amplifier signal and supply lines to capitalize on the low input currents of the AD549. Standard PCB material does not have high enough insulation resistance; therefore, connect the input leads of the AD549 to standoffs made of insulating material with adequate volume resistivity (that is, Teflon*). The surface of the insulator must be kept clean to preserve surface resistivity. For Teflon, an effective cleaning procedure consists of swabbing the surface with high grade isopropyl alcohol, rinsing with deionized water, and baking the board at 80°C for 10 minutes.

In addition to high volume and surface resistivity, other properties are desirable in the insulating material chosen. Resistance to water absorption is important because surface water films drastically reduce surface resistivity. The insulator chosen should also exhibit minimal piezoelectric effects (charge emission due to mechanical stress) and triboelectric effects (charge generated by friction). Charge imbalances generated by these mechanisms can appear as parasitic leakage currents. These effects are modeled by Variable Capacitor C_P in Figure 27. Table 3 lists various insulators and their properties.¹

Guarding the input lines by completely surrounding them with a metal conductor biased near the potential of the input lines has two major benefits. First, parasitic leakage from the signal line is reduced because the voltage between the input line and the guard is very low. Second, stray capacitance at the input node is minimized. Input capacitance can substantially degrade signal bandwidth and the stability of the I-to-V converter.

¹ *Electronic Measurements*, pp. 15–17, Keithley Instruments, Inc., Cleveland, Ohio, 1977.

The case of the AD549 is connected to Pin 8 so that it can be bootstrapped near the input potential. This minimizes pin leakage and input common-mode capacitance due to the case. Guard schemes for inverting and noninverting amplifier topologies are illustrated in Figure 28 and Figure 29.




Figure 28. Inverting Amplifier with Guard




Figure 29. Noninverting Amplifier with Guard

Other guidelines include keeping the circuit layout as compact as possible and keeping the input lines short. Keeping the assembly rigid and minimizing sources of vibration reduces triboelectric and piezoelectric effects. All precision, high impedance circuitry requires shielding against interference noise. Use low noise coaxial or triaxial cables for remote connections to the input signal lines.

Material	Volume Resistivity (V to CM)	Minimal Triboelectric Effect ¹	Minimal Piezoelectric Effect ¹	Resistance to Water Absorption ¹
Teflon	10 ¹⁷ to 10 ¹⁸	W 100	W	G
Kel-F®	10 ¹⁷ to 10 ¹⁸	W	MOM	G
Sapphire	10 ¹⁶ to 10 ¹⁸	M	G	G
Polyethylene	10 ¹⁴ to 10 ¹⁸	M	G	M
Polystyrene	10 ¹² to 10 ¹⁸	W	M	M
Ceramic	10 ¹² to 10 ¹⁴	W	M	W C
Glass Epoxy	10 ¹⁰ to 10 ¹⁷	W	M	W 1001.
PVC	10 ¹⁰ to 10 ¹⁵	G	Mov.Com	G WWW 100Y.
Phenolic	10 ⁵ to 10 ¹²	W	G	W

Table 3.	Insulating	Materials and	Characteristics
----------	------------	---------------	-----------------

OFFSET NULLING

The AD549 input offset voltage can be nulled by using balance Pin 1 and Pin 5, as shown in Figure 30. Nulling the input offset voltage in this fashion introduces an added input offset voltage drift component of 2.4 μ V/°C per mV of nulled offset (a maximum additional drift of 0.6 μ V/°C for the AD549K, 1.2 μ V/°C for the AD549L, and 2.4 μ V/°C for the AD549J).




Figure 30. Standard Offset Null Circuit

The approach in Figure 31 can be used when the amplifier is used as an inverter. This method introduces a small voltage referenced to the power supplies in series with the positive input terminal of the amplifier. The amplifier input offset voltage drift with temperature is not affected. However, variation of the power supply voltages causes offset shifts.




Figure 31. Alternate Offset Null Circuit for Inverter

¹ G: good with regard to property; M: moderate with regard to property; W: weak with regard to property.

AC RESPONSE WITH HIGH VALUE SOURCE AND FEEDBACK RESISTANCE

Source and feedback resistances greater than 100 k Ω magnify the effect of the input capacitances (stray and inherent to the AD549) on the ac behavior of the circuit. The effects of common-mode and differential input capacitances should be taken into account because the circuit bandwidth and stability can be adversely affected.




Figure 32. Follower Pulse Response from 1 M Ω Source Resistance, Case Not Bootstrapped




Figure 33. Follower Pulse Response from 1 MΩ Source Resistance, Case Bootstrapped

In a follower, the source resistance and input common-mode capacitance form a pole that limits the bandwidth to $\frac{1}{2}\pi R_s C_s$. Bootstrapping the metal case by connecting Pin 8 to the output minimizes capacitance due to the package. Figure 32 and Figure 33 show the follower pulse response from a 1 M Ω source resistance with and without the package connected to the output. Typical common-mode input capacitance for the AD549 is 0.8 pF. In an inverting configuration, the differential input capacitance forms a pole in the loop transmission of the circuit. This can create peaking in the ac response and possible instability. A feedback capacitance can be used to stabilize the circuit. The inverter pulse response with R_F and R_S equal to 1 M Ω appears in Figure 34. Figure 35 shows the response of the same circuit with a 1 pF feedback capacitance. Typical differential input capacitance for the AD549 is 1 pF.




Figure 34. Inverter Pulse Response with 1 $M\Omega$ Source and Feedback Resistance





Figure 35. Inverter Pulse Response with 1 M Ω Source and Feedback Resistance, 1 pF Feedback Capacitance

COMMON-MODE INPUT VOLTAGE OVERLOAD

The rated common-mode input voltage range of the AD549 is from 3 V less than the positive supply voltage to 5 V greater than the negative supply voltage. Exceeding this range degrades the CMRR of the amplifier. Driving the common-mode voltage above the positive supply causes the amplifier output to saturate at the upper limit of the output voltage. Recovery time is typically 2 μ s after the input has been returned to within the normal operating range. Driving the input common-mode voltage within 1 V of the negative supply causes phase reversal of the output signal. In this case, normal operation typically resumes within 0.5 μ s of the input voltage returning within range.

DIFFERENTIAL INPUT VOLTAGE OVERLOAD

A plot of the AD549 input currents vs. differential input voltage (defined as $V_{IN+} - V_{IN-}$) appears in Figure 36. The input current at either terminal stays below a few hundred femtoamps until one input terminal is forced higher than 1 V to 1.5 V above the other terminal. Under these conditions, the input current limits at 30 μ A.



INPUT PROTECTION

The AD549 safely handles any input voltage within the supply voltage range. Subjecting the input terminals to voltages beyond the power supply can destroy the device or cause shifts in input current or offset voltage if the amplifier is not protected.

A protection scheme for the amplifier as an inverter is shown in Figure 37. R_P is chosen to limit the current through the inverting input to 1 mA for expected transient (less than 1 sec) overvoltage conditions, or to 100 μ A for a continuous overload. Because R_P is inside the feedback loop and is much lower in value than the amplifier input resistance, it does not affect the dc gain of the inverter. However, the Johnson noise of the resistor adds root sum of squares to the amplifier input noise.




Figure 37. Inverter with Input Current Limit

In the corresponding version of this scheme for a follower, shown in Figure 38, R_P and the capacitance at the positive input terminal produce a pole in the signal frequency response at a $f = \frac{1}{2}\pi RC$. Again, the Johnson noise, R_P , adds to the input voltage noise of the amplifier.




Figure 39 is a schematic of the AD549 as an inverter with an input voltage clamp. Bootstrapping the clamp diodes at the inverting input minimizes the voltage across the clamps and keeps the leakage due to the diodes low. Use low leakage diodes,

such as the FD333s, and shield them from light to prevent photocurrents from being generated. Even with these precautions, the diodes measurably increase input current and capacitance.




Figure 39. Input Voltage Clamp with Diodes

SAMPLE-AND-DIFFERENCE CIRCUIT TO MEASURE ELECTROMETER LEAKAGE CURRENTS

There are a number of methods used to test electrometer leakage currents, including current integration and direct I-to-V conversion. Regardless of the method used, board and interconnect cleanliness, proper choice of insulating materials (such as Teflon or Kel-F), correct guarding and shielding techniques, and care in physical layout are essential to making accurate leakage measurements.

Figure 40 is a schematic of the sample-and-difference circuit. It uses two AD549 electrometer amplifiers (A and B) as I-to-V converters with high value ($10^{10} \Omega$) sense resistors (RSa and RSb). R1 and R2 provide for an overall circuit sensitivity of 10 fA/mV (10 pA full scale). C_C and C_F provide noise suppression and loop compensation. C_C should be a low leakage polystyrene capacitor. An ultralow leakage Kel-F test socket is used for contacting the device under test. Rigid Teflon coaxial cable is used to make connections to all high impedance nodes. The use of rigid coaxial cable affords immunity to error induced by mechanical vibration and provides an outer conductor for shielding. The entire circuit is enclosed in a grounded metal box.

The test apparatus is calibrated without a device under test present. After power is turned on, a 5 minute stabilization period is required. First, V_{ERR1} and V_{ERR2} are measured. These voltages are the errors caused by the offset voltages and leakage currents of the I-to-V converters.

 $V_{ERR1} = 10 (V_{OS}A - I_BA \times RSa)$

$$V_{ERR2} = 10 (V_{OS}B - I_BB \times RSb)$$




Figure 40. Sample and Difference Circuit for Measuring Electrometer Leakage Currents

Once measured, these errors are subtracted from the readings taken with a device under test present. Amplifier B closes the feedback loop to the device under testing in addition to providing the I-to-V conversion. The offset error of the device under testing appears as a common-mode signal and does not affect the test measurement. As a result, only the leakage current of the device under testing is measured.

$$V_A - V_{ERRI} = 10[RSa \times I_B(+)]$$
$$V_X - V_{ERRI} = 10[RSb \times I_B(+)]$$

Although a series of devices can be tested after only one calibration measurement, calibration should be updated periodically to compensate for any thermal drift of the I-to-V converters or changes in the ambient environment. Laboratory results have shown that repeatable measurements within 10 fA can be realized when this apparatus is properly implemented. These results are achieved in part by the design of the circuit, which eliminates relays and other parasitic leakage paths in the high impedance signal lines, and in part by the inherent cancellation of errors through the calibration and measurement procedure.

PHOTODIODE INTERFACE

The low input current and low input offset voltage of the AD549 make it an excellent choice for very sensitive photodiode preamps (see Figure 41). The photodiode develops a signal current, Is, equal to

$$I_{\rm S} = R \times P$$

where *P* is light power incident on the diode surface, in watts, and *R* is the photodiode responsivity in amps/watt. R_F converts the signal current to an output voltage




Figure 41. Photodiode Preamp

The dc error sources and an equivalent circuit for a small area (0.2 mm square) photodiode are indicated in Figure 42.




Figure 42. Photodiode Preamp DC Error Sources

Input current, I_B , contributes an output voltage error, V_{E1} , proportional to the feedback resistance

$$V_{E1} = I_B \times R_F$$

The input voltage offset of the op amp causes an error current through the photodiode shunt resistance, $R_{\rm S}$

$$I = V_{OS}/R_s$$

The error current results in an error voltage $\left(V_{\text{E2}}\right)$ at the amplifier output equal to

$$V_{E2} = (1 + R_F/R_S) V_{OS}$$

Given typical values of photodiode shunt resistance (on the order of $10^9 \Omega$), R_F/R_S can easily be greater than 1, especially if a large feedback resistance is used. Also, R_F/R_S increases with temperature because photodiode shunt resistance typically drops by a factor of 2 for every 10° C rise in temperature. An op amp with low offset voltage and low drift must be used to maintain accuracy. The AD549K offers a guaranteed maximum 0.25 mV offset voltage and 5 mV/°C drift for very sensitive applications.

Photodiode Preamp Noise

Noise limits the signal resolution obtainable with the preamp. The output voltage noise divided by the feedback resistance is the minimum current signal that can be detected. This minimum detectable current divided by the responsivity of the photodiode represents the lowest light power that is detectable by the preamp.

Noise sources associated with the photodiode, amplifier, and feedback resistance are shown in Figure 43; Figure 44 is the spectral density vs. frequency plot of the contribution of each of the noise sources to the output voltage noise (circuit parameters in Figure 42 are assumed). The rms contribution of each noise source to the total output voltage noise is obtained by integrating the square of its spectral density function over frequency. The rms value of the output voltage noise is the square root of the sum of all contributions. Minimizing the total area under these curves optimizes the resolution of the preamplifier for a given bandwidth.





Figure 43. Photodiode Preamp Noise Sources

The photodiode preamp in Figure 41 can detect a signal current of 26 fA rms at a bandwidth of 16 Hz, which, assuming a photodiode responsivity of 0.5 A/W, translates to a 52 fW rms minimum detectable power. The photodiode used has a high source resistance and low junction capacitance. C_F sets the signal bandwidth with R_F and also limits the peak in the noise

gain that multiplies the op amp input voltage noise contribution. A single-pole filter at the output of the amplifier limits the op amp output voltage noise bandwidth to 26 Hz, comparable to the signal bandwidth. This greatly improves the signal-tonoise ratio of the preamplifier (in this case, by a factor of 3).



LOG RATIO AMPLIFIER

Logarithmic ratio circuits are useful for processing signals with wide dynamic range. The 60 fA maximum input current of the AD549L makes it possible to build a log ratio amplifier with 1% log conformance for input currents ranging from 10 pA to 1 mA, a dynamic range of 160 dB.

The log ratio amplifier in Figure 45 provides an output voltage proportional to the log base 10 of the ratio of Input Current I₁ and Input Current I₂. Resistor R1 and Resistor R2 are provided for voltage inputs. Because NPN devices are used in the feedback loop of the front-end amplifiers that provide the log transfer function, the output is valid only for positive input voltages and input currents. The input currents set the Collector Current IC1 and Collector Current IC2 of a matched pair of log transistors, Q1 and Q2, to develop Voltage V_A and Voltage V_B

$$V_A$$
, $V_B = -(kT/q) \ln IC/IES$

where IES is the saturation current of the transistor.

The difference of V_{A} and V_{B} is taken by the subtractor section to obtain

$$V_C = (kT/q)\ln(IC2/IC1)$$

 $V_{\rm C}$ is scaled up by the ratio of (R9 + R10)/R8, which is equal to approximately 16 at room temperature, resulting in the output voltage

$$V_{OUT} = 1 \text{ V} \times \log(IC2/IC1)$$

R8 is a resistor with a positive 3500 ppm/°C temperature coefficient to provide the necessary temperature compensation. The parallel combination of R15 and R7 is provided to keep the gain of the subtractor section for positive and negative inputs matched over temperature.

Frequency compensation is provided by R11, R12, C1, and C2. The bandwidth of the circuit is 300 kHz at input signals greater than 50 μ A; bandwidth decreases smoothly with decreasing signal levels.

To trim the circuit, set the input currents to 10 μ A and trim the A3 offset using the trim potentiometer of the amplifier for the output to equal 0. Next, set I₁ to 1 μ A and adjust the output to equal 1 V by trimming R10. Additional offset trims on Amplifier A1 and Amplifier A2 can be used to increase the voltage input accuracy and dynamic range.

The very low input current of the AD549 makes this circuit useful over a very wide range of signal currents. The total input current (which determines the low level accuracy of the circuit) is the sum of the amplifier input current, the leakage across the compensating capacitor (negligible if a polystyrene or Teflon capacitor is used), and the collector-to-collector and collectorto-base leakages of one side of the dual log transistors. The magnitudes of these last two leakages depend on the amplifier input offset voltage and are typically less than 10 fA with 1 mV offsets. The low level accuracy is limited primarily by the amplifier input current, only 60 fA maximum when the AD549L is used.


The effects of the emitter resistance of Q1 and Q2 can degrade circuit accuracy at input currents above 100 μ A. The networks

composed of R13, D1, R16, R14, D2, and R17 compensate for these errors, so that this circuit has less than a 1% log conformance error at 1 mA input currents. The correct value for R13 and R14 depends on the type of log transistors used. The 49.9 k Ω resistors were chosen for use with LM394 transistors. Smaller resistance values are needed for smaller log transistors.

TEMPERATURE COMPENSATED pH PROBE AMPLIFIER

A pH probe can be modeled as an mV-level voltage source with a series source resistance dependent on the electrode composition and configuration. The glass bulb resistance of a typical pH electrode pair falls between $10^6 \Omega$ and $10^9 \Omega$. It is therefore important to select an amplifier with low enough input currents such that the voltage drop produced by the amplifier input bias current and the electrode resistance does not become an appreciable percentage of a pH unit.

The circuit in Figure 46 illustrates the use of the AD549 as a pH probe amplifier. As with other electrometer applications, the use of guarding, shielding, and Teflon standoffs is necessary to capitalize on the AD549 low input current. If an AD549L (60 fA maximum input current) is used, the error contributed by the input current is held below 60 μ V for pH electrode source impedances up to 10⁹ Ω . Input offset voltages (which can be trimmed) are below 0.5 mV.



The pH probe output is ideally 0 V at a pH of 7, independent of temperature. The slope of the transfer function of the probe, though predictable, is temperature dependent (-54.2 mV/pH at 0°C and -74.04 mV/pH at 100°C). By using an AD590 temperature sensor and an AD534 analog divider, an accurate temperature compensation network can be added to the basic pH probe amplifier. Table 4 shows voltages at various points, thereby illustrating the compensation. The AD549 is set for a noninverting gain of 13.51. The output of the AD590 circuitry (Point C) is equal to 10 V at 100°C and decreases by 26.8 mV/°C. The output of the AD534 analog divider (Point D) is a temperature-compensated output voltage centered at 0 V for a pH of 7 and has a transfer function of -1.00 V/pH unit. The output range spans from -7.00 V (pH = 14) to +7.00 V (pH = 0).





Figure 46. Temperature Compensated pH Amplifier

	Figure 40
WT VIN WW	
Table 4. Illustration of Temperature Compe	nsation

	TW WT	Point							
Probe Temperature (°C)	A (Probe Output) (mV)	B (A × 13.51) (V)	C (AD590 Output) (V)	D (10 × (B ÷ C)) (V)					
0	54.20	0.732	7.32	1.00					
25	59.16	0.799	7.99	1.00					
37	61.54	0.831	8.31	1.00					
60	66.10	0.893	8.93	1.00					
100	74.04	1.000	10.00	1.00					

OUTLINE DIMENSIONS

DY.COM.T



LOOY.COM.TW

ov.com.

WWW.100X

WWW.100Y.C

COMPLIANT TO JEDEC STANDARDS MO-002-AK CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS WWW.100Y.COM.TW (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 47. 8-Lead Metal Can [TO-99] (H-08) Dimensions shown in inches and (millimeters) WWW.100Y

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD549JH	0°C to +70°C	8-Lead Metal Can (TO-99)	H-08
AD549JHZ ¹	0°C to +70°C	8-Lead Metal Can (TO-99)	H-08
AD549KH	0°C to +70°C	8-Lead Metal Can (TO-99)	H-08
AD549KHZ ¹	0°C to +70°C	8-Lead Metal Can (TO-99)	H-08
AD549LH	0°C to +70°C	8-Lead Metal Can (TO-99)	H-08
AD549LHZ ¹	0°C to +70°C	8-Lead Metal Can (TO-99)	H-08
AD549SH/883B	−55°C to +125°C	8-Lead Metal Can (TO-99)	H-08



N5/10		WWWWWWWWWWWWWWW	
UJ4J	100X.CUMTW	WWW.100Y.CO	WT.M
2002–2008 Analog Devices, Inc. A	Multights reserved. Trademarks and poperty of their respective owners. Dubting of their respective owners.	WWW.100Y.CO. WWW.100Y.CC WWW.100Y.C WWW.100Y.C WWW.100Y.C WWW.100Y.C WWWW.100Y CWWWW.100 M.TWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWW.100 M.TWWWWWWWWWWWWWW.100 M.TWWWWWWWWWWWWWWWWWW.100 M.TWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	