

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### 1 GHz, 5,500 V/μs Low Distortion Amplifier

## AD8009

5-Lead SOT-23 (RT-5)

### FEATURES

Ultrahigh Speed 5,500 V/µs Slew Rate, 4 V Step, G = +2 545 ps Rise Time, 2 V Step, G = +2 Large Signal Bandwidth 440 MHz, G = +2 320 MHz, G = +10 Small Signal Bandwidth (-3 dB) 1 GHz, G = +1700 MHz, G = +2 Settling Time 10 ns to 0.1%, 2 V Step, G = +2 Low Distortion over Wide Bandwidth SFDR -66 dBc @ 20 MHz, Second Harmonic -75 dBc @ 20 MHz, Third Harmonic Third Order Intercept (3IP) 26 dBm @ 70 MHz, G = +10 **Good Video Specifications** Gain Flatness 0.1 dB to 75 MHz 0.01% Differential Gain Error,  $R_L = 150 \Omega$ 0.01° Differential Phase Error,  $R_L = 150 \Omega$ **High Output Drive** 175 mA Output Load Drive 10 dBm with -38 dBc SFDR @ 70 MHz, G = +10 **Supply Operation** +5 V to ±5 V Voltage Supply 14 mA (Typ) Supply Current **APPLICATIONS** 

Pulse Amplifier IF/RF Gain Stage/Amplifiers High Resolution Video Graphics High Speed Instrumentations CCD Imaging Amplifier





Figure 1. Large Signal Frequency Response; G = +2 and +10 REV. F

#### Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### FUNCTIONAL BLOCK DIAGRAMS

#### 8-Lead Plastic SOIC (R-8)



### PRODUCT DESCRIPTION

The AD8009 is an ultrahigh speed current feedback amplifier with a phenomenal  $5,500 \text{ V/}\mu\text{s}$  slew rate that results in a rise time of 545 ps, making it ideal as a pulse amplifier.

The high slew rate reduces the effect of slew rate limiting and results in the large signal bandwidth of 440 MHz required for high resolution video graphic systems. Signal quality is maintained over a wide bandwidth with worst-case distortion of -40 dBc (a 250 MHz (G = +10, 1 V p-p). For applications with multitone signals, such as IF signal chains, the third order intercept (3IP) of 12 dBm is achieved at the same frequency. This distortion performance coupled with the current feedback architecture make the AD8009 a flexible component for a gain stage amplifier in IF/RF signal chains.

The AD8009 is capable of delivering over 175 mA of load current and will drive four back terminated video loads while maintaining low differential gain and phase error of 0.02% and 0.04°, respectively. The high drive capability is also reflected in the ability to deliver 10 dBm of output power @ 70 MHz with -38 dBc SFDR.

The AD8009 is available in a small SOIC package and will operate over the industrial temperature range  $-40^{\circ}$ C to  $+85^{\circ}$ C. The AD8009 is also available in an SOT-23-5 and will operate over the commercial temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C.




Figure 2. Distortion vs. Frequency; G = +2

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.

EVWW.100X.COM.TW  $\begin{array}{l} \textbf{AD8009-SPECIFICATIONS} \\ \textbf{R}_{F} = 200 \ \Omega \ \text{for } \textbf{G} = +10; \ \text{for RT Package: } \textbf{R}_{F} = 332 \ \Omega \ \text{for } \textbf{G} = +1, \ \textbf{R}_{F} = 226 \ \Omega \ \text{for } \textbf{G} = +2 \ \text{and } \textbf{R}_{F} = 191 \ \Omega \ \text{for } \textbf{G} = +10, \ \text{unless otherwise noted.} \end{array} \right)$ 

DY.COM.TW

Model	Conditions	AL Min	08009AR/	IRT Max	Unit
	Conditions	NIII	Тур	Iviax	Unit
DYNAMIC PERFORMANCE -3 dB Small Signal Bandwidth, V <sub>O</sub> = 0.2 V p-p	NTW WWW 100	Y.O.M.			
R Package	$G = +1, R_F = 301 Ω$	N.COL	1,000		MHz
RT Package	$G = +1, R_F = 332 \Omega$	I COM	845		MHz
KT T dekage	G = +2	480	700		MHz
CON. I WW. IVE	G = +10	300	350		MHz
Large Signal Bandwidth, $V_0 = 2 V p-p$	G = +2	390	440	-	MHz
Large Signar Dandwidth, V0 – 2 V p p	G = +2 G = +10	235	320		MHz
Gain Flatness 0.1 dB, $V_0 = 0.2 \text{ V p-p}$	$G = +2, R_L = 150 \Omega$	45	75	N.	MHz
Slew Rate	$G = +2$ , $R_L = 150 \Omega$ , 4 V Step	4,500	5,500		V/µs
Settling Time to 0.1%	$G = +2, R_L = 150 \Omega, 2 V Step$	1,500	10	W	ns
	G = +10, 2  V Step	W.100-	25		ns
Rise and Fall Time	$G = +2, R_L = 150 \Omega, 4 V Step$	100	0.725	TW	ns
HARMONIC/NOISE PERFORMANCE	ODY.COMMENTW V	100	V.CO.	WILL	
Second Harmonic $G = +2$ , $V_0 = 2 V p-p$	10 MHz	WWW.L	-73	I	dBc
	20 MHz	10	-66	M.L.	dBc
WW.10 COMP. WW	70 MHz	WWW	-56	VT.	dBc
Third Harmonic	10 MHz	.WW	-77	OVr.	dBc
	20 MHz	NY .	-75	TIM	dBc
WW.In COM.	70 MHz	WWW	-58	CONT	dBc
Third Order Intercept (3IP)	70 MHz		26	COM.	dBm
W.R.T. Output, $G = +10$	150 MHz	NW.	18		dBm
which output, o the	250 MHz	TN	12	« CON	dBm
Input Voltage Noise	f = 10  MHz	N.	1.9	1.	nV/√Hz
Input Current Noise	f = 10  MHz, +In	W.	46	N.CU	pA/√Hz
input Guitent Hoise	-In		41		$pA/\sqrt{Hz}$
Differential Gain Error	NTSC, G = +2, $R_L$ = 150 $\Omega$	W	0.01	0.03	%
	$R_{\rm L} = 37.5 \ \Omega$	KT	0.01	0.05	%
Differential Phase Error	NTSC, G = +2, $R_L$ = 150 $\Omega$		0.01	0.03	Degrees
WWWW.cow.com	$R_{\rm L} = 37.5 \ \Omega$	N	0.04	0.08	Degrees
DC PERFORMANCE	WWW.LOW	W	WW	1001	COM
Input Offset Voltage	W.100 COM		2	5	mV
T WWW. ON COM	T <sub>MIN</sub> to T <sub>MAX</sub>	WT I		7-100	mV
Offset Voltage Drift			4	NN.L	µV/°C
-Input Bias Current	W 11 1001.0	MT	50	150	±μΑ
WWW.IC ov COM.	T <sub>MIN</sub> to T <sub>MAX</sub>	W	75	Mar.	±μΑ
+Input Bias Voltage		DW	50	150	±μΑ
I MARKEN AND A CONTRACT	T <sub>MIN</sub> to T <sub>MAX</sub>	WTI	75	N	±μA
Open-Loop Transresistance		90	250	WWW	kΩ
1002.001	T <sub>MIN</sub> to T <sub>MAX</sub>	COM.	170	VIII	kΩ
NPUT CHARACTERISTICS	TW WWW 100Y	TIM		W.	N.1001.
Input Resistance	+Input	I.COM	110	NN	kΩ
· · · · · · · · · · · · · · · · · · ·	–Input	L COM.	8	-15	Ω
Input Capacitance	+Input	N.C.	2.6		pF 100
Input Common-Mode Voltage Range	WW. TO	COM.	3.8	~	±V
Common-Mode Rejection Ratio	$V_{CM} = \pm 2.5$	50	52		dB
OUTPUT CHARACTERISTICS	MILIN WILLING	1001.00	V.T.W		
Output Voltage Swing	COM. WWW.	±3.7	±3.8		V
Output Current	$R_L = 10 \Omega$ , $P_D$ Package = 0.7 W	150	175	1	mA
Short-Circuit Current		N 100Y.C.	330		mA
POWER SUPPLY	N.COM WW	.Youx.C	T a	N	MW
Operating Range	COM	+5		±6	V
Quiescent Current	WT WT WY	100%	14	16	mA
L.WWW.	T <sub>MIN</sub> to T <sub>MAX</sub>	WW.		18	mA
Power Supply Rejection Ratio	$V_s = \pm 4 V \text{ to } \pm 6 V$	64	70		dB
Specifications subject to change without notice.	1002.00111	A MARINE MARINE			

### WWW.100Y.COM.TW NOY.COM.TW DOX.COM.TW **SPECIFICATIONS** (@ $T_A = 25^{\circ}C$ , $V_S = +5 V$ , $R_L = 100 \Omega$ , for R Package: $R_F = 301 \Omega$ for G = +1, +2, $R_F = 200 \Omega$ for G = +10). WWW.100

M.I. COM.I	WWW.WW		8009AR	-	
Model	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	TW WW 100Y.	WT.I.			
-3 dB Small Signal Bandwidth, V <sub>0</sub> = 0.2 V p-p	WWW.L	COM			
The provide the second	$G = +1, R_F = 301 \Omega$	-M.	630		MHz
COMP. AND AND AND COM	G = +2	V.COT . T	430		MHz
MIN WENDON	G = +10	COM	300		MHz
Large Signal Bandwidth, $V_0 = 2 V p-p$	G = +2	01.00	365		MHz
Eurge orginal bandwidth, vo 2 v p p	G = +10	ST CON	250		MHz
Gain Flatness 0.1 dB, V <sub>0</sub> = 0.2 V p-p	G = +10 $G = +2, R_L = 150 \Omega$	001.	65		MHz
Slew Rate	$G = +2, R_L = 150 \Omega_2$ $G = +2, R_L = 150 \Omega_2, 4 V Step$	N.CU	2,100		V/µs
	$G = +2, R_L = 150 \Omega, 2 V Step$ $G = +2, R_L = 150 \Omega, 2 V Step$	100 - 00			-
Settling Time to 0.1%		1001.00	10		ns
	G = +10, 2 V Step	1.10° -1 C	25		ns
Rise and Fall Time	$G = +2, R_L = 150 \Omega, 4 V Step$	-1001.	0.725		ns
HARMONIC/NOISE PERFORMANCE	V CONT	N.			
Second Harmonic $G = +2$ , $V_0 = 2 V p-p$	10 MHz	W.100 *	-74		dBc
	20 MHz	Yoo Y	-67		dBc
W.100 " CONFT	70 MHz	WW.IV	-48		dBc
Third Harmonic	10 MHz	100	-76		dBc
	20 MHz	NWW.	-72		dBc
MI 100Y. CONTRACTOR	70 MHz	10	-44		dBc
Input Voltage Noise	f = 10  MHz	WW	1.9		$nV/\sqrt{Hz}$
Input Current Noise	f = 10  MHz f = 10  MHz, + In	·WW.	46		$\sim pA/\sqrt{Hz}$
input Current Noise	-In	N.V.	40		$pA/\sqrt{Hz}$
NW 100 CONLA	THIN THE		- 41	CONT	pr/viiz
DC PERFORMANCE	W 1001. ON. 1				
Input Offset Voltage	WW. OX.CO. TW	WW	1	4	mV
–Input Bias Current	W.100 COM.I	- TAN	50	150	±μΑ
+Input Bias Voltage	The solution of the second	AL.	50	150	±μA
INPUT CHARACTERISTICS	MWW. COM	NV.	141.	N.CO.	WT
Input Resistance	+Input		110		kΩ
input Resistance	–Input	V	8		Ω
Input Capacitance	+Input	cī.	2.6		
	+mput			2.0	pF V
Input Common-Mode Voltage Range	N - 1 F.N. 2 F.N.	50	1.2 to	5.0	
Common-Mode Rejection Ratio	$V_{CM}$ = 1.5 V to 3.5 V	50	52	N.100	dB
OUTPUT CHARACTERISTICS	WWWWWWWWWWW	WT			The St.
Output Voltage Swing	WW.IW COM		1.1 to	3.9	V
Output Current	$R_L = 10 \Omega$ , $P_D$ Package = 0.7 W	NT.	175		mA
Short-Circuit Current	CON NO. CON	W	330		mA
POWER SUPPLY	100 r. 0	N		W.W.	MON :
	WWW TOOX.CO	+5.		+6	v
Operating Range	WW.Ive	CT CT	10	±6	1
Quiescent Current		CALL Y	10	12	mA
Power Supply Rejection Ratio	$v_{\rm S} = 4.5$ V to 5.5 V	04	70	N/V	dB
Power Supply Rejection Ratio Specifications subject to change without notice.	$V_{\rm S} = 4.5 \text{ V}$ to 5.5 V	64	70	WWW WWW	dB

WWW.100Y.COM.TW WWW.100Y.COM.TW 100X.COM-3-

Specifications subject to change without notice. WWW.100Y.COM.TW

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage	12.6 V
Internal Power Dissipation <sup>2</sup>	
Small Outline Package (R)	0.75 W
Input Voltage (Common-Mode)	$\ldots \pm V_S$
Differential Input Voltage	±3.5 V
Output Short-Circuit Duration	

..... Observe Power Derating Curves Storage Temperature Range R Package .... -65°C to +125°C Operating Temperature Range (A Grade) ... -40°C to +85°C Operating Temperature Range (J Grade) ..... 0°C to 70°C Lead Temperature Range (Soldering 10 sec) ..... 300°C

### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>Specification is for device in free air:

8-Lead SOIC Package:  $\theta_{IA} = 155^{\circ}C/W$ .

5-Lead SOT-23 Package:  $\theta_{JA} = 240^{\circ}C/W$ .

### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8009 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8009 is internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Plot of Maximum Power Dissipation vs. Temperature WWW.100Y

### **ORDERING GUIDE**

ORDERING GUIDE							
Model	Temperature Range	Package Description	Package Option	Branding			
AD8009AR	-40°C to +85°C	8-Lead SOIC	R-8	W.1001.00			
AD8009AR-REEL	-40°C to +85°C	8-Lead SOIC	R-8	1001.0			
AD8009AR-REEL7	-40°C to +85°C	8-Lead SOIC	R-8	WW.L C			
AD8009ARZ*	-40°C to +85°C	8-Lead SOIC	R-8	1001.			
AD8009ARZ-REEL*	-40°C to +85°C	8-Lead SOIC	R-8	Non You			
AD8009ARZ-REEL7*	–40°C to +85°C	8-Lead SOIC	R-8	WW.IOU			
AD8009JRT-R2	0°C to 70°C	5-Lead SOT-23	RT-5	HKJ			
AD8009JRT-REEL	0°C to 70°C	5-Lead SOT-23	RT-5	HKJ			
AD8009JRT-REEL7	0°C to 70°C	5-Lead SOT-23	RT-5	HKJ			
AD8009JRTZ-REEL*	0°C to 70°C	5-Lead SOT-23	RT-5	HKJ			
AD8009JRTZ-REEL7*	0°C to 70°C	5-Lead SOT-23	RT-5	HKJ			
AD8009ACHIPS		Die	MT.M	W The set 1			


#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8009 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


WWW.100Y.COM.TW




# Typical Performance Characteristics—AD8009 62



TPC 1. Frequency Response; G = +1, +2, +10, R and RT Packages





TPC 2. Large Signal Frequency Response; G = +2




TPC 3. Large Signal Frequency Response vs. Temperature; G = +2


-5-







TPC 5. Gain Flatness; G = +2;  $V_S = 5 V$ 









TPC 7. Large Signal Frequency Response vs. Temperature; G = +10




TPC 8. Distortion vs. Frequency; G = +2








WWW.100Y.COM.T WWW.100Y.COM.TW 100Y.C=6-1.TW





TPC 10. Second Harmonic Distortion vs.  $P_{OUT}$ ; (G = +10)













TPC 13. Third Harmonic Distortion vs.  $P_{OUT}$ ; (G = +10)




TPC 14. Two Tone, Third Order IMD Intercept vs. Frequency; G = +10




TPC 15. Transresistance and Phase vs. Frequency


THE REAL POLYCOM




TPC 16. PSRR vs. Frequency




TPC 17. Current Noise vs. Frequency




TPC 18. CMRR vs. Frequency






TPC 20. Voltage Noise vs. Frequency





WWW.100Y.COM.TW TPC 21. Noise Figure


WWW.100Y.COM.TW WWW.100Y.COM.TW 100Y.C-8-LTW





TPC 22. Input VSWR; G = +10













TPC 25. Output VSWR; G = +10




TPC 26. Overdrive Recovery; G = +10



TPC 27. 2 V Transient Response; G = +2 WWW.100Y.COM.TW WWW.100X.C


WWW.100Y.COM.TW WWW.100Y.COM.TW -9-




00Y.COM.


WWW

TPC 28. 2 V Transient Response; G = +2







WWW.100Y.COM. TPC 30. Small Signal Transient Response; G = +10WWW.100Y.COM.T





TPC 31. 2 V Transient Response; G = +10 100Y.COM.TW




TPC 32. 4 V Transient Response; G = +10








TPC 34. 2 V Transient Response;  $V_S = 5 V$ ; G = +2




WWW.100Y.COM.TW TPC 35. Small Signal Frequency Response vs. Parasitic Capacitance MOX.COM.TW

WWW.100X.CO	M.TW	WWW.10	OV.COM.TW
WWW.100Y.C			LOOX.COM.TW
WWW.100X.	-C <sub>A</sub> = 1pF	$\begin{array}{c} \uparrow & \downarrow \\ \hline & \downarrow \\ & \downarrow \\ V_{OUT} = 200 \text{mV} \text{ p-p} \\ V_{S} = \pm 5 \text{V} \end{array}$	1001.COM.IN
WWW.100	C <sub>A</sub> ≥ 0pF		W.100Y.COM.TW
WWW.10			WW.100X.COM.IT
WWW.	40mV	1.5ns	WW.100Y.COM

TPC 36. Small Signal Pulse Response vs. Parasitic Capacitance WWW.100Y.COM WWW.100Y.COM.T WWW.1007



TPC 37. AD8009 Driving a Band-Pass RF Filter



TPC 38. Frequency Response of Band-Pass Filter Circuit

### APPLICATIONS

All current feedback op amps are affected by stray capacitance on their –INPUT. TPCs 35 and 36 illustrate the AD8009's response to such capacitance.

TPC 35 shows the bandwidth can be extended by placing a capacitor in parallel with the gain resistor. The small signal pulse response corresponding to such an increase in capacitance/band-width is shown in TPC 36.

As a practical consideration, the higher the capacitance on the -INPUT to GND, the higher  $R_F$  needs to be to minimize peaking/ringing.

#### **RF Filter Driver**

The output drive capability, wide bandwidth, and low distortion of the AD8009 are well suited for creating gain blocks that can drive RF filters. Many of these filters require that the input be driven by a 50  $\Omega$  source, while the output must be terminated in 50  $\Omega$  for the filters to exhibit their specified frequency response.

WW.100X.COM-11-

TPC 37 shows a circuit for driving and measuring the frequency response of a filter, a Wavetek 5201 tunable band-pass filter that is tuned to a 50 MHz center frequency. The HP8753D network provides a stimulus signal for the measurement. The analyzer has a 50  $\Omega$  source impedance that drives a cable that is terminated in 50  $\Omega$  at the high impedance noninverting input of the AD8009.

The AD8009 is set at a gain of +2. The series  $50 \Omega$  resistor at the output, along with the  $50 \Omega$  termination provided by the filter and its termination, yield an overall unity gain for the measured path. The frequency response plot of TPC 38 shows the circuit to have an insertion loss of 1.3 dB in the pass band and about 75 dB rejection in the stop band.




Figure 4. Driving an Additional High Resolution Monitor Using Three AD8009s

#### **RGB Monitor Driver**

High resolution computer monitors require very high full power bandwidth signals to maximize their display resolution. The RGB signals that drive these monitors are generally provided by a current-out RAMDAC that can directly drive a 75  $\Omega$  doubly terminated line.

There are times when the same output wants to be delivered to additional monitors. The termination provided internally by each monitor prohibits the ability to simply connect a second monitor in parallel with the first. Additional buffering must be provided.

Figure 4 shows a connection diagram for two high resolution monitors being driven by an ADV7160 or ADV7162, a 220 MHz (Megapixel per second) triple RAMDAC. This pixel rate requires a driver whose full power bandwidth is at least half the pixel rate or 110 MHz. This is to provide good resolution for a worst-case signal that swings between zero scale and full scale on adjacent pixels. The primary monitor is connected in the conventional fashion with a 75  $\Omega$  termination to ground at each end of the 75  $\Omega$  cable. Sometimes this configuration is called "doubly terminated" and is used when the driver is a high output impedance current source.

For the additional monitor, each of the RGB signals close to the RAMDAC output is applied to a high input impedance, noninverting input of an AD8009 that is configured for a gain of +2. The outputs each drive a series 75  $\Omega$  resistor, cable, and termination resistor in the monitor that divides the output signal by two, thus providing an overall unity gain. This scheme is referred to as "back termination" and is used when the driver is a low output impedance voltage source. Back termination requires that the voltage of the signal be double the value that the monitor sees. Double termination requires that the output current be double the value that flows in the monitor termination.

#### **Driving a Capacitive Load**

A capacitive load, like that presented by some A/D converters, can sometimes be a challenge for an op amp to drive depending on the architecture of the op amp. Most of the problem is caused by the pole created by the output impedance of the op amp and the capacitor that is driven. This creates extra phase shift that can eventually cause the op amp to become unstable.

One way to prevent instability and improve settling time when driving a capacitor is to insert a resistor in series between the op amp output and the capacitor. The feedback resistor is still connected directly to the output of the op amp, while the series resistor provides some isolation of the capacitive load from the op amp output.




Figure 5. Capacitive Load Drive Circuit

Figure 5 shows such a circuit with an AD8009 driving a 50 pF load. With  $R_s = 0$ , the AD8009 circuit will be unstable. For a gain of +2 and +10, it was found experimentally that setting  $R_s$  to 42.2  $\Omega$  will minimize the 0.1% settling time with a 2 V step at the output. The 0.1% settling time was measured to be 40 ns with this circuit.

For smaller capacitive loads, a smaller  $R_S$  will yield optimal settling time, while a larger  $R_S$  will be required for larger capacitive loads. Of course, a larger capacitance will always require more time for settling to a given accuracy than a smaller one, and this will be lengthened by the increase in  $R_S$  required. At best, a given RC combination will require about seven time constants by itself to settle to 0.1%, so a limit will be reached where too large a capacitance cannot be driven by a given op amp and still meet the system's required settling time specification.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### **OUTLINE DIMENSIONS**


### 8-Lead Standard Small Outline Package [SOIC]


(R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN





COMPLIANT TO JEDEC STANDARDS MO-178AA