

# Low Noise, High Speed Amplifier for 16-Bit Systems

AD8021

#### **FEATURES**

Low noise

2.1 nV/√Hz input voltage noise 2.1 pA/√Hz input current noise

**Custom compensation** 

Constant bandwidth from G = -1 to G = -10

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

**High speed** 

200 MHz (G = -1)

190 MHz (G = -10)

Low power

34 mW or 6.7 mA typical for 5 V supply

Output disable feature, 1.3 mA

Low distortion

-93 dBc second harmonic, fc = 1 MHz

-108 dBc third harmonic,  $f_c = 1$  MHz

DC precision

1 mV maximum input offset voltage

0.5 μV/°C input offset voltage drift

Wide supply range, 5 V to 24 V

Low price

**Small packaging** 

**Available in SOIC-8 and MSOP-8** 

## **APPLICATIONS**

ADC preamps and drivers
Instrumentation preamps
Active filters
Portable instrumentation
Line receivers
Precision instruments
Ultrasound signal processing
High gain circuits

## **GENERAL DESCRIPTION**

The AD8021 is an exceptionally high performance, high speed voltage feedback amplifier that can be used in 16-bit resolution systems. It is designed to have both low voltage and low current noise (2.1 nV/ $\sqrt{\text{Hz}}$  typical and 2.1 pA/ $\sqrt{\text{Hz}}$  typical) while operating at the lowest quiescent supply current (7 mA @ ±5 V) among today's high speed, low noise op amps. The AD8021 operates over a wide range of supply voltages from ±2.25 V to ±12 V, as well as from single 5 V supplies, making it ideal for high speed, low power instruments. An output disable pin allows further reduction of the quiescent supply current to 1.3 mA.

# Rev. F Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **CONNECTION DIAGRAM**




Figure 1. SOIC-8 (R-8) and MSOP-8 (RM-8)

The AD8021 allows the user to choose the gain bandwidth product that best suits the application. With a single capacitor, the user can compensate the AD8021 for the desired gain with little trade-off in bandwidth. The AD8021 is a well-behaved amplifier that settles to 0.01% in 23 ns for a 1 V step. It has a fast overload recovery of 50 ns.

The AD8021 is stable over temperature with low input offset voltage drift and input bias current drift, 0.5  $\mu V/^{\circ}C$  and 10 nA/°C, respectively. The AD8021 is also capable of driving a 75  $\Omega$  line with  $\pm 3~V$  video signals.

The AD8021 is both technically superior and priced considerably less than comparable amps drawing much higher quiescent current. The AD8021 is a high speed, general-purpose amplifier, ideal for a wide variety of gain configurations and can be used throughout a signal processing chain and in control loops. The AD8021 is available in both standard 8-lead SOIC and MSOP packages in the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.




Figure 2. Small Signal Frequency Response

# **TABLE OF CONTENTS**

OY.COM.TW

Features	1	Applications	1
Applications	1	Using the Disable Feature	2
General Description	1	Theory of Operation	2
Connection Diagram	1W	PCB Layout Considerations	2
Revision History	2	Driving 16-Bit ADCs	2
Specifications	3	Differential Driver	2
Absolute Maximum Ratings	71.1	Using the AD8021 in Active Filters	
Maximum Power Dissipation	7.10	Driving Capacitive Loads	2
ESD Caution	M.100 270M	Outline Dimensions	2
Pin Configuration and Function Descriptions	MN. 8001	Ordering Guide	2
T at 1 D C Class to define	WW. Joseph CC		
Typical Performance Characteristics	9		
Test Circuits			
Test Circuits  REVISION HISTORY			
REVISION HISTORY 5/06—Rev. E to Rev. F	17	7/03—Rev. B to Rev. C	Univers
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	17	<b>7/03—Rev. B to Rev. C</b> Deleted All References to Evaluation Board	
REVISION HISTORY 5/06—Rev. E to Rev. F	17Universal	7/03—Rev. B to Rev. C	
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format Changes to General Description	17Universal1	7/03—Rev. B to Rev. C  Deleted All References to Evaluation Board  Replaced Figure 2  Updated Outline Dimensions	
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format  Changes to General Description  Changes to Figure 3	17171	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board Replaced Figure 2 Updated Outline Dimensions	
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format Changes to General Description Changes to Figure 3 Changes to Figure 60 Changes to Table 9	17171	7/03—Rev. B to Rev. C  Deleted All References to Evaluation Board	
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	Universal	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board Replaced Figure 2 Updated Outline Dimensions	
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	1717171	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board	
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	1717111	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board	OM T
Test Circuits  REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	Universal	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board	
REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	Universal	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board	
REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	Universal	7/03—Rev. B to Rev. C  Deleted All References to Evaluation Board	
REVISION HISTORY  5/06—Rev. E to Rev. F  Updated Format	1717	7/03—Rev. B to Rev. C Deleted All References to Evaluation Board	

100Y.COM.TW

100 X.COM.TV

WWW.100X.C

$V_S = \pm 5 \text{ V}$ , @ $T_A = 25^{\circ}\text{C}$ , $R_L = 1 \text{ k}\Omega$ , gain = +2									
Table 1.  AD8021AR/AD8021ARM									
Parameter	Conditions	AD8021 Min	Unit						
DYNAMIC PERFORMANCE	Colluitions	Will	Тур Мах	Onit					
-3 dB Small Signal Bandwidth	$G = +1, C_C = 10 \text{ pF}, V_O = 0.05 \text{ V p-p}$	355	490	MHz					
3 db 3mail signal bandwidth	$G = +2$ , $C_C = 7$ pF, $V_O = 0.05$ V p-p	160	205	MHz					
	$G = +5$ , $C_C = 2$ pF, $V_O = 0.05$ V p-p	150	185	MHz					
	$G = +10$ , $C_C = 0$ pF, $V_O = 0.05$ V p-p	110	150	MHz					
Slew Rate, 1 V Step	$G = +10$ , $C_C = 0$ pF, $V_0 = 0.03$ V p-p $G = +1$ , $C_C = 10$ pF	95	120	V/µs					
Siew Nate, 1 v Step		1.)							
	$G = +2, C_C = 7 \text{ pF}$	120	150	V/µs					
	$G = +5$ , $C_C = 2$ pF	250	300	V/µs					
Cattling Times to 0.010/	$G = +10, C_C = 0 \text{ pF}$	380	420	V/µs					
Settling Time to 0.01%	$V_0 = 1 \text{ V step, } R_L = 500 \Omega$	100 X.	23	ns					
Overload Recovery (50%)	$\pm 2.5 \text{ V input step, G} = +2$	NN.	50	ns					
DISTORTION/NOISE PERFORMANCE f = 1 MHz	W.100 COM.1	MW.100							
HD2	V 2V22	100	03	dBc					
HD3	V <sub>o</sub> = 2 V p-p	MM	-93						
f = 5 MHz	$V_0 = 2 V p-p$	, M.M.10	-108	dBc					
HD2	V <sub>0</sub> = 2 V p-p	11	-70 OM	dBc					
HD3	-71	M.M.	-70 -80	dBc					
Input Voltage Noise	V <sub>0</sub> = 2 V p-p	WW.		4					
Input Voltage Noise Input Current Noise	f = 50 kHz	M. A.	2.1 2.6	nV/√Hz					
Differential Gain Error	f = 50 kHz	WWW	2.1	pA/√Hz					
	NTSC, $R_L = 150 \Omega$	-TXN	0.03	%					
Differential Phase Error	NTSC, $R_L = 150 \Omega$		0.04	Degree					
DC PERFORMANCE	WWW. OOY.CO. TW	WV	0.4:1007.00	W					
Input Offset Voltage	TNN TOO CONT.	- 1	0.4 1.0	mV					
Input Offset Voltage Drift	T <sub>MIN</sub> to T <sub>MAX</sub>		0.5	μV/°C					
Input Bias Current	+Input or –input	W V	7.5 10.5	μΑ					
Input Bias Current Drift	TINN. TOO COM.	×XI	10	nA/°C					
Input Offset Current	W 100 x. OM.		0.1 0.5	±μΑ					
Open-Loop Gain	ANN WILLIAM CO.	82	86	dB					
INPUT CHARACTERISTICS	, and the contract of Contract	TVV	. IVWW.I	ON					
Input Resistance	IN M. 201700 1.	$U_{I,I}$	10	ΜΩ					
Common-Mode Input Capacitance	TW WY TOOY.CO.	WTI	1 1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1	pF					
Input Common-Mode Voltage Range	MAN CO	Mr.	-4.1 to +4.6	A O Z					
Common-Mode Rejection Ratio	$V_{CM} = \pm 4 \text{ V}$	-86	-98	dB					
OUTPUT CHARACTERISTICS	TW WWW.100Y.C	WILL							
Output Voltage Swing	OM.	-3.5 to $+3.2$	-3.8 to +3.4	V					
Linear Output Current	OM.17	COMIT	60	mA					
Short-Circuit Current	WW 100X	TI	75	mA					
Capacitive Load Drive for 30% Overshoot	$V_0 = 50 \text{ mV p-p/1 V p-p}$	A COMP.	15/120	pF					
DISABLE CHARACTERISTICS	COM.11. W. MW.100	COM		Tag					
Off Isolation	f = 10 MHz	DY.	-40	dB					
Turn-On Time	$V_0 = 0 \text{ V to } 2 \text{ V}$ , 50% logic to 50% output	VOA'COM.	45	ns					
Turn-Off Time	$V_0 = 0 \text{ V to } 2 \text{ V}, 50\% \text{ logic to } 50\% \text{ output}$	MODIFICA	50	ns					
DISABLE Voltage—Off/On	V <sub>DISABLE</sub> — V <sub>LOGIC</sub> REFERENCE	1001.	1.75/1.90	V					
Enabled Leakage Current	LOGIC REFERENCE = 0.4 V	CO,	70	μΑ					
	DISABLE = 4.0 V	1 1UV *	2	μΑ					

		AD8	021AR/AD802	1ARM		
Parameter	Conditions	Min	Тур	Max	Unit	
Disabled Leakage Current	LOGIC REFERENCE = 0.4 V	ON COP	30		μΑ	
	DISABLE = 0.4 V	July COM	33		μΑ	
POWER SUPPLY	100 r. M.TW	V 1007.	V.LA.			
Operating Range	W.COM WW	±2.25	±5	±12.0	٧	
Quiescent Current	Output enabled	W. CC	7.0	7.7	mA	
	Output disabled	100 Y.	1.3	1.6	mA	
+Power Supply Rejection Ratio	$V_{CC} = 4 \text{ V to } 6 \text{ V}, V_{EE} = -5 \text{ V}$	-86	<b>-95</b>		dB	
–Power Supply Rejection Ratio	$V_{CC} = 5 \text{ V}, V_{EE} = -6 \text{ V to } -4 \text{ V}$	-86	<b>-95</b>		dB	

W. LOOY.CO. TW	1001.	AD	8021AR/AD8021	ARM	
arameter	Conditions	Min	Тур	Max	Unit
YNAMIC PERFORMANCE	STIN TONE TO		N. M. CO.	AXX.	
–3 dB Small Signal Bandwidth	$G = +1$ , $C_C = 10$ pF, $V_O = 0.05$ V p-p	520	560		MHz
N.M. R. O.Y. COMP.	$G = +2$ , $C_C = 7$ pF, $V_O = 0.05$ V p-p	175	220		MHz
	$G = +5$ , $C_C = 2$ pF, $V_O = 0.05$ V p-p	170	200		MHz
	$G = +10$ , $C_C = 0$ pF, $V_O = 0.05$ V p-p	125	165		MHz
Slew Rate, 1 V Step	$G = +1, C_C = 10 \text{ pF}$	105	130		V/µs
N. In COM.	$G = +2$ , $C_C = 7$ pF	140	170		V/µs
	$G = +5$ , $C_C = 2 pF$	265	340		V/µs
	$G = +10$ , $C_C = 0$ pF	400	460		V/µs
Settling Time to 0.01%	$V_0 = 1 \text{ V step, R}_L = 500 \Omega$	- N	21		ns
Overload Recovery (50%)	$\pm 6 \text{ V input step, G} = +2$		90		ns
STORTION/NOISE PERFORMANCE	7	177	411	007	W.I.V
f = 1 MHz	WWW.ICON.COM	TIN			WT
HD2	$V_0 = 2 V p-p$	Mer	<b>-95</b>		dBc
HD3	$V_0 = 2 V p-p$	WI.IM	-116		dBc
f = 5 MHz	NWW.	ON	WW		W. T.
HD2	$V_0 = 2 V p-p$	OM	<b>-71</b>		dBc
HD3	$V_0 = 2 V p-p$	W.T.W	-83		dBc
nput Voltage Noise	f = 50 kHz	CONTRACTO	2.1	2.6	nV/√Hz
nput Current Noise	f = 50 kHz	COM	2.1	WW	pA/√Hz
Differential Gain Error	NTSC, $R_L = 150 \Omega$	Y. OM.T	0.03		%
Differential Phase Error	NTSC, $R_L = 150 \Omega$	W.Co.	0.04		Degrees
PERFORMANCE	ONE TIME	COM	XX	11/1/11/11	0 V .C
nput Offset Voltage	. M.T.W	001.	0.4	1.0	mV
Input Offset Voltage Drift	T <sub>MIN</sub> to T <sub>MAX</sub>	100X.CO	0.2	MAG	μV/°C
Input Bias Current	+Input or –input	· CO	8	11.3	μΑ
Input Bias Current Drift	OF THE STATE OF TH	1.100 7.	10		nA/°C
Input Offset Current	ON.CO. TW WW.	100 Y.C	0.1	0.5	±μΑ
Open-Loop Gain	COM	84	88	WV	dB
PUT CHARACTERISTICS	TONE TO NE	71.100 x	COM		VIV.
Input Resistance	WY WY	11007	10		ΜΩ
Common-Mode Input Capacitance	V. TOO COM.	M. M. To	V.CO.		pF
nput Common-Mode Voltage Range	N.1003.	W.100	-11.1 to +1	16	V.V.
Common-Mode Rejection Ratio	$V_{CM} = \pm 10 \text{ V}$	-86	-96	1.0	dB

	M.11 100	AD8021AR/AD8021ARM			
Parameter	Conditions	Min	Тур	Max	Uni
OUTPUT CHARACTERISTICS	Div.	COM			
Output Voltage Swing	ON.11	-10.2 to +9.8	-10.6 to +10.2		٧
Linear Output Current	NITW WWW.	Y. OM.T	70		mA
Short-Circuit Current	COM. MAN.	NY.COM	115		mA
Capacitive Load Drive for 30% Overshoot	$V_0 = 50 \text{ mV p-p/1 V p-p}$	COM	15/120		рF
DISABLE CHARACTERISTICS	I. M. Th	100 r.	T. A.		
Off Isolation	f = 10 MHz	TOUX CO.	-40		dB
Turn-On Time	$V_0 = 0 \text{ V to } 2 \text{ V}$ , 50% logic to 50% output	Too COL	45		ns
Turn-Off Time	$V_0 = 0 \text{ V to } 2 \text{ V}$ , 50% logic to 50% output	V.100 Y.	50		ns
DISABLE Voltage—Off/On	VDISABLE — VLOGIC REFERENCE	1007.00	1.80/1.95		V
Enabled Leakage Current	LOGIC REFERENCE = 0.4 V	W. TO C	70		μΑ
	$\overline{\text{DISABLE}} = 4.0 \text{ V}$	W.100 1.	2		μΑ
Disabled Leakage Current	LOGIC REFERENCE = 0.4 V	1,1007	30		μΑ
N.100 COM.	DISABLE = 0.4 V	WW.	33		μΑ
POWER SUPPLY	M.Ing. COM.	TANN Jun	COM		
Operating Range	TI 100Y.CONLTW	±2.25	±5	±12.0	٧
Quiescent Current	Output enabled	WWW	7.8	8.6	mA
	Output disabled	TWW.IO	1.7	2.0	mA
+Power Supply Rejection Ratio	$V_{CC} = 11 \text{ V to } 13 \text{ V}, V_{EE} = -12 \text{ V}$	-86	<b>-96</b>		dB
<ul><li>–Power Supply Rejection Ratio</li></ul>	$V_{CC} = 12 \text{ V}, V_{EE} = -13 \text{ V to } -11 \text{ V}$	-86	-100		dB

M.COM.TW

M. Jan. COM.	M. Inc. COM.	AD80	021AR/AD802	21ARM	X	
Parameter	Conditions	Min	Тур	Max	Unit	
DYNAMIC PERFORMANCE	WWW. 100Y.Co. TITH		100	Mo	LAN	
–3 dB Small Signal Bandwidth	$G = +1$ , $C_C = 10$ pF, $V_O = 0.05$ V p-p	270	305		MHz	
	$G = +2$ , $C_C = 7$ pF, $V_O = 0.05$ V p-p	155	190		MHz	
	$G = +5$ , $C_C = 2$ pF, $V_O = 0.05$ V p-p	135	165		MHz	
	$G = +10$ , $C_C = 0$ pF, $V_O = 0.05$ V p-p	95	130		MHz	
Slew Rate, 1 V Step	$G = +1, C_C = 10 pF$	80	110		V/µs	
	$G = +2, C_C = 7 pF$	110	140		V/µs	
	$G = +5, C_C = 2 pF$	210	280		V/µs	
	$G = +10, C_C = 0 pF$	290	390		V/µs	
Settling Time to 0.01%	$V_0 = 1 \text{ V step, } R_L = 500 \Omega$	MIN	28		ns	
Overload Recovery (50%)	0  V to  2.5  V input step, G = +2	WT	40		ns	
DISTORTION/NOISE PERFORMANCE	OM.	OVI.	- T	MW.	'A' COA	
f = 1 MHz	M.TW W. 1001.	OMIT			CC	
HD2	$V_0 = 2 V p-p$	WIT	-84		dBc	
HD3	$V_0 = 2 V p-p$	COM	<b>–</b> 91		dBc	
f = 5 MHz	Y. OM.TW WY.100 Y	OMIL			100 -	
HD2	$V_0 = 2 V p-p$	1.4	-68		dBc	
HD3	$V_0 = 2 V p-p$	COMP	<b>–81</b>		dBc	
Input Voltage Noise	f = 50 kHz	MON	2.1	2.6	nV/√Hz	
Input Current Noise	f = 50 kHz	001	2.1		pA/√Hz	

	ON:11	AD8021	AR/AD8021A	RM	
Parameter \(\sigma\)	Conditions	Min	Тур	Max	Unit
DC PERFORMANCE	COMP.	COL			
Input Offset Voltage	ON:11	COM.	0.4	1.0	mV
Input Offset Voltage Drift	T <sub>MIN</sub> to T <sub>MAX</sub>	TIM	0.8		μV/°C
Input Bias Current	+Input or –input	V.COM	7.5	10.3	μΑ
Input Bias Current Drift	COW:I.	COM.	10		nA/°C
Input Offset Current	O'.CO TITY WY		0.1	0.5	±μΑ
Open-Loop Gain	V.COM.	72	76		dB
INPUT CHARACTERISTICS	TON COMP.	TO CO	T. T.		
Input Resistance	1107. W.Th	1001.	10		ΜΩ
Common-Mode Input Capacitance	" ON COM TW	TOON CO	1 . TW		рF
Input Common-Mode Voltage Range	N. LOW.	M. Too Z. C	0.9 to 4.6		V
Common-Mode Rejection Ratio	1.5 V to 3.5 V	-84	-98		dB
OUTPUT CHARACTERISTICS	THE THE	1007	TIL		
Output Voltage Swing	N. V. Too COM.	1.25 to 3.38	1.10 to 3.60		V
Linear Output Current	W.1001.	. 100°	30		mA
Short-Circuit Current	TW V	100	50		mA
Capacitive Load Drive for 30% Overshoot	$V_0 = 50 \text{ mV p-p/1 V p-p}$	WWW.	10/120		рF
DISABLE CHARACTERISTICS	W.100 COM.	TANN.IO	ET COM		
Off Isolation	f = 10 MHz	11	-40		dB
Turn-On Time	$V_0 = 0 \text{ V}$ to 1 V, 50% logic to 50% output	MAN	45		ns
Turn-Off Time	$V_0 = 0 \text{ V}$ to 1 V, 50% logic to 50% output	WW	50		ns
DISABLE Voltage—Off/On	V <sub>DISABLE</sub> — V <sub>LOGIC</sub> REFERENCE	11	1.55/1.70		V
Enabled Leakage Current	LOGIC REFERENCE = 0.4 V	WW	70		μΑ
W.100 r. COM.1	DISABLE = 4.0 V		2		μΑ
Disabled Leakage Current	LOGIC REFERENCE = 0.4 V	10.1	30		μΑ
WWW. CON. COM	DISABLE = 0.4 V	W	33		μΑ
POWER SUPPLY	MAN. M. COM		MAI.	V.CO	TVI.
Operating Range	M.100 . COW.1	±2.25	±5	±12.0	V
Quiescent Current	Output enabled		6.7	7.5	mA
	Output disabled	W	1.2	1.5	mA
+Power Supply Rejection Ratio	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, V_{EE} = 0 \text{ V}$	-74	-82		dB
–Power Supply Rejection Ratio	$V_{CC} = 5 \text{ V}, V_{EE} = -0.5 \text{ V to } +0.5 \text{ V}$	-76	-84		dB

100Y.COM.TW

WWW.100X.

M.COM.TW

# **ABSOLUTE MAXIMUM RATINGS**

Table 4.

Parameter	Rating
Supply Voltage	26.4 V
Power Dissipation	Observed power derating curves
Input Voltage (Common Mode)	$\pm V_S \pm 1 V$
Differential Input Voltage <sup>1</sup>	±0.8 V
Differential Input Current	±10 mA
Output Short-Circuit Duration	Observed power derating curves
Storage Temperature Range	-65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
	211112

 $<sup>^1</sup>$  The AD8021 inputs are protected by diodes. Current-limiting resistors are not used to preserve the low noise. If a differential input exceeds  $\pm 0.8$  V, the input current should be limited to  $\pm 10$  mA.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8021 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit can cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8021 is internally short-circuit protected, this can not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 3. Maximum Power Dissipation vs. Temperature<sup>1</sup>

## **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Specification is for device in free air: 8-lead SOIC:  $\theta_{JA} = 125$ °C/W; 8-lead MSOP:  $\theta_{JA} = 145$ °C/W.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

**Table 5. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	LOGIC REFERENCE	Reference for Pin 8 <sup>1</sup> Voltage Level. Connect to logic low supply.
2	-INCOM	Inverting Input.
3	+IN	Noninverting Input.
4	-Vs	Negative Supply Voltage.
5	C <sub>COMP</sub>	Compensation Capacitor. Tie to $-V_s$ . (See the Applications section for value.)
6	Vout	Output.
7	+V <sub>s</sub>	Positive Supply Voltage.
8	DISABLE	Disable, Active Low.

<sup>&</sup>lt;sup>1</sup> When Pin 8 (DISABLE) is higher than Pin 1 (LOGIC REFERENCE) by approximately 2 V or more, the part is enabled. When Pin 8 is brought down to within about 1.5 V of Pin 1, the part is disabled. (See the Specifications tables for exact disable and enable voltage levels.) If the disable feature is not going to be used, Pin 8 can be tied to +V₅ or a logic high source, and Pin 1 can be tied to ground or logic low. Alternatively, if Pin 1 and Pin 8 are not connected, the part is in an enabled state.

# TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C,  $V_S = \pm 5$  V,  $R_L = 1$  k $\Omega$ , G = +2,  $R_F = R_G = 499$   $\Omega$ ,  $R_S = 49.9$   $\Omega$ ,  $R_O = 976$   $\Omega$ ,  $R_D = 53.6$   $\Omega$ ,  $C_C = 7$  pF,  $C_L = 0$ ,  $C_F = 0$ ,  $V_{OUT} = 2$  V p-p, frequency = 1 MHz, unless otherwise noted.




Figure 5. Small Signal Frequency Response vs. Frequency and Gain,  $V_{OUT} = 50 \text{ mV} p$ -p, Noninverting (See Figure 48)




Figure 6. Small Signal Frequency Response vs. Frequency and Gain,  $V_{\text{OUT}} = 50 \text{ mV} p$ -p Inverting (See Figure 48)




Figure 7. Small Signal Frequency Response vs. Frequency and Compensation Capacitor,  $V_{OUT} = 50 \text{ mV}$  p-p (See Figure 48)




Figure 8. Small Signal Frequency Response vs. Frequency and Supply,  $V_{OUT} = 50 \text{ mV } p\text{-}p$ , Noninverting (See Figure 48)




Figure 9. Small Signal Frequency Response vs. Frequency and Supply, Vout = 50 mV p-p, Inverting (See Figure 50)




Figure 10. Frequency Response vs. Frequency and Vout, Noninverting (See Figure 48)




Figure 11. Large Signal Frequency Response vs. Frequency and Load, Noninverting (See Figure 49)




Figure 12. Frequency Response vs. Frequency, Temperature, and Vout, Noninverting (See Figure 48)




Figure 13. Small Signal Frequency Response vs. Frequency and Capacitive Load, Noninverting, Vo∪⊤ = 50 mV p-p (See Figure 49 and Figure 71)




Figure 14. Small Signal Frequency Response vs. Frequency and  $R_{F_7}$ Noninverting,  $V_{OUT} = 50 \text{ mV } p$ -p (See Figure 48)




Figure 15. Small Signal Frequency Response vs. Frequency and Rs, Noninverting, V<sub>OUT</sub> = 50 mV p-p (See Figure 48)




Figure 16. Open-Loop Gain and Phase vs. Frequency,  $R_G=100~\Omega$ ,  $R_F=1~k\Omega$ ,  $R_O=976~\Omega$ ,  $R_D=53.6~\Omega$ ,  $C_C=0~pF$  (See Figure 50)




Figure 17. 0.1 dB Flatness vs. Frequency and Supply,  $V_{OUT}$  = 1 V p-p,  $R_L$  = 150  $\Omega$ , Noninverting (See Figure 49)




Figure 18. Second and Third Harmonic Distortion vs. Frequency and RL




Figure 19. Second and Third Harmonic Distortion vs. Frequency and Vs




Figure 20. Intermodulation Distortion vs. Frequency




Figure 21. Third-Order Intercept vs. Frequency and Supply Voltage




Figure 22. Second and Third Harmonic Distortion vs.  $V_{OUT}$  and  $R_L$ 




Figure 23. Second and Third Harmonic Distortion vs.  $V_{OUT}$  and Fundamental Frequency (fc), G = +2




Figure 24. Second and Third Harmonic Distortion vs.  $V_{OUT}$  and Fundamental Frequency (fc), G = +10




Figure 25. Second and Third Harmonic Distortion vs. Feedback Resistor (R<sub>F</sub>)




Figure 26. DC Output Voltages vs. Load (See Figure 48)




Figure 27. Short-Circuit Current to Ground vs. Temperature




Figure 28. Small Signal Transient Response vs.  $R_L$ ,  $V_0 = 50$  mV p-p, Noninverting (See Figure 49)




Figure 29. Large Signal Transient Response vs. R<sub>L</sub> Noninverting (See Figure 49)




Figure 30. Large Signal Transient Response, Inverting (See Figure 50)




Figure 31. Large Signal Transient Response vs. C<sub>L</sub> (See Figure 48)




Figure 32. Large Signal Transient Response vs. V<sub>S</sub> (See Figure 48)




Figure 33. Overdrive Recovery vs. R<sub>L</sub> (See Figure 49)




Figure 34. 0.01% Settling Time, 2 V Step




Figure 35. Long-Term Settling, 0 V to 5 V,  $V_S = \pm 12$  V, G = +13




Figure 36. Small Signal Transient Response,  $V_0 = 50 \text{ mV p-p}$ , G = +1




Figure 37. Input Voltage Noise vs. Frequency




Figure 38. Input Current Noise vs. Frequency




Figure 39. Vos vs. Temperature




Figure 40. Input Bias Current vs. Temperature




Figure 41. CMRR vs. Frequency (See Figure 51)




Figure 42. Output Impedance vs. Frequency, Chip Enabled (See Figure 52)




Figure 43. Enable ( $t_{EN}$ )/Disable ( $t_{DIS}$ ) Time vs.  $V_{OUT}$  (See Figure 53)




Figure 44. Input-to-Output Isolation, Chip Disabled (See Figure 54)




Figure 45. Output Impedance vs. Frequency, Chip Disabled (See Figure 55)





Figure 46. PSRR vs. Frequency and Supply Voltage (See Figure 56 and Figure 57)



M.COM.TW

WWW.100X.COM WWW.100Y.COM.TW

100Y.COM.TW

100Y.COM.T

WWW.100Y.COM.TW

WWW.100X.C

MMM.100X.C

# **TEST CIRCUITS**




Figure 48. Noninverting Gain




Figure 49. Noninverting Gain and FET Probe





Figure 50. Inverting Gain



AD8021
+Vs
NETWORK
ANALYZER

100Ω
50Ω

R<sub>G</sub>
R<sub>F</sub>
499Ω
499Ω
499Ω

Figure 52. Output Impedance, Chip Enabled




Figure 53. Enable/Disable




Figure 54. Input-to-Output Isolation, Chip Disabled






Figure 55. Output Impedance, Chip Disabled



W.COM.TW

WWW.100Y.COM



100Y.COM.TW

WWW.100X

Figure 57. Negative PSRR WWW.100Y.CC WWW.100Y.COM.TW

# **APPLICATIONS**

The typical voltage feedback op amp is frequency stabilized with a fixed internal capacitor,  $C_{\rm INTERNAL}$ , using dominant pole compensation. To a first-order approximation, voltage feedback op amps have a fixed gain bandwidth product. For example, if its -3 dB bandwidth is 200 MHz for a gain of G=+1; at a gain of G=+10, its bandwidth is only about 20 MHz. The AD8021 is a voltage feedback op amp with a minimal  $C_{\rm INTERNAL}$  of about 1.5 pF. By adding an external compensation capacitor,  $C_{\rm C}$ , the user can circumvent the fixed gain bandwidth limitation of other voltage feedback op amps.

Unlike the typical op amp with fixed compensation, the AD8021 allows the user to:

- Maximize the amplifier bandwidth for closed-loop gains between 1 and 10, avoiding the usual loss of bandwidth and slew rate.
- Optimize the trade-off between bandwidth and phase margin for a particular application.
- Match bandwidth in gain blocks with different noise gains, such as when designing differential amplifiers (as shown in Figure 65).




Figure 58. Simplified Diagram of Open-Loop Gain and Phase Response

Figure 58 is the AD8021 gain and phase plot that has been simplified for instructional purposes. Arrow A in Figure 58 shows a bandwidth of about 200 MHz and a phase margin at about 60° when the desired closed-loop gain is G = +1 and the value chosen for the external compensation capacitor is  $C_C = 10$  pF. If the gain is changed to G = +10 and  $C_C$  is fixed at 10 pF, then (as expected for a typical op amp) the bandwidth is

degraded to about 20 MHz and the phase margin increases to 90° (Arrow B). However, by reducing  $C_C$  to 0 pF, the bandwidth and phase margin return to about 200 MHz and 60° (Arrow C), respectively. In addition, the slew rate is dramatically increased, as it roughly varies with the inverse of  $C_C$ .




Figure 59. Suggested Compensation Capacitance vs. Gain for Maintaining 1 dB Peaking

Table 6 and Figure 59 provide recommended values of compensation capacitance at various gains and the corresponding slew rate, bandwidth, and noise. Note that the value of the compensation capacitor depends on the circuit noise gain, not the voltage gain. As shown in Figure 60, the noise gain,  $G_N$ , of an op amp gain block is equal to its noninverting voltage gain, regardless of whether it is actually used for inverting or noninverting gain. Thus,

Noninverting  $G_N = R_F/R_G + 1$ Inverting  $G_N = R_F/R_G + 1$ 




Figure 60. The Noise Gain of Both is 5

 $C_F = C_L = 0$ ,  $R_L = 1 \text{ k}\Omega$ ,  $R_{IN} = 49.9 \Omega$  (see Figure 49).

**Table 6. Recommended Component Values** 

Noise Gain (Noninverting Gain)	R <sub>s</sub> (Ω)	$R_F(\Omega)$	R <sub>G</sub> (Ω)	C <sub>COMP</sub> (pF)	Slew Rate (V/µs)	-3 dB SS BW (MHz)	Output Noise (AD8021 Only) (nV/√Hz)	Output Noise (AD8021 with Resistors) (nV/√Hz)
1. CON	75	75	NA	10	120	490	2.1	2.8
2	49.9	499	499	7	150	205	4.3	8.2
5	49.9	1 k 🕥	249	2	300	185	10.7	15.5
10	49.9	1 k	110	O CO	420	150	21.2	27.9
20	49.9	1 k	52.3	0	200	42	42.2	52.7
100	49.9	1 k	10	0 00	34	6	211.1	264.1

With the AD8021, a variety of trade-offs can be made to finetune its dynamic performance. Sometimes more bandwidth or slew rate is needed at a particular gain. Reducing the compensation capacitance, as illustrated in Figure 7, increases the bandwidth and peaking due to a decrease in phase margin. On the other hand, if more stability is needed, increasing the compensation capacitor decreases the bandwidth while increasing the phase margin.

As with all high speed amplifiers, parasitic capacitance and inductance around the amplifier can affect its dynamic response. Often, the input capacitance (due to the op amp itself, as well as the PC board) has a significant effect. The feedback resistance, together with the input capacitance, can contribute to a loss of phase margin, thereby affecting the high frequency response, as shown in Figure 14. A capacitor ( $C_F$ ) in parallel with the feedback resistor can compensate for this phase loss.

Additionally, any resistance in series with the source creates a pole with the input capacitance (as well as dampen high frequency resonance due to package and board inductance and capacitance), the effect of which is shown in Figure 15.

It must also be noted that increasing resistor values increases the overall noise of the amplifier and that reducing the feedback resistor value increases the load on the output stage, thus increasing distortion (see Figure 22).

## **USING THE DISABLE FEATURE**

When Pin 8 ( $\overline{DISABLE}$ ) is higher than Pin 1 (LOGIC REFERENCE) by approximately 2 V or more, the part is enabled. When Pin 8 is brought down to within about 1.5 V of Pin 1, the part is disabled. See Table 1 for exact disable and enable voltage levels. If the disable feature is not used, Pin 8 can be tied to Vs or a logic high source, and Pin 1 can be tied to ground or logic low. Alternatively, if Pin 1 and Pin 8 are not connected, the part is in an enabled state.

## THEORY OF OPERATION

The AD8021 is fabricated on the second generation of Analog Devices proprietary High Voltage eXtra-Fast Complementary Bipolar (XFCB) process, which enables the construction of PNP and NPN transistors with similar  $f_Ts$  in the 3 GHz region. The transistors are dielectrically isolated from the substrate (and each other), eliminating the parasitic and latch-up problems caused by junction isolation. It also reduces nonlinear capacitance (a source of distortion) and allows a higher transistor,  $f_T$ , for a given quiescent current. The supply current is trimmed, which results in less part-to-part variation of bandwidth, slew rate, distortion, and settling time.

As shown in Figure 61, the AD8021 input stage consists of an NPN differential pair in which each transistor operates at a 0.8 mA collector current. This allows the input devices a high transconductance; thus, the AD8021 has a low input noise of 2.1 nV/ $\sqrt{\text{Hz}}$  @ 50 kHz. The input stage drives a folded cascode that consists of a pair of PNP transistors. The folded cascode and current mirror provide a differential-to-single-ended conversion of signal current. This current then drives the high impedance node (Pin 5), where the  $C_C$  external capacitor is connected. The output stage preserves this high impedance with a current gain of 5000, so that the AD8021 can maintain a high open-loop gain even when driving heavy loads.

Two internal diode clamps across the inputs (Pin 2 and Pin 3) protect the input transistors from large voltages that could otherwise cause emitter-base breakdown, which would result in degradation of offset voltage and input bias current.




Figure 61. Simplified Schematic

## **PCB LAYOUT CONSIDERATIONS**

As with all high speed op amps, achieving optimum performance from the AD8021 requires careful attention to PC board layout. Particular care must be exercised to minimize lead lengths between the ground leads of the bypass capacitors and between the compensation capacitor and the negative supply. Otherwise, lead inductance can influence the frequency response and even cause high frequency oscillations. Use of a multilayer printed circuit board, with an internal ground plane, reduces ground noise and enables a compact component arrangement.

Due to the relatively high impedance of Pin 5 and low values of the compensation capacitor, a guard ring is recommended. The guard ring is simply a PC trace that encircles Pin 5 and is connected to the output, Pin 6, which is at the same potential as Pin 5. This serves two functions. It shields Pin 5 from any local circuit noise generated by surrounding circuitry. It also minimizes stray capacitance, which would tend to otherwise reduce the bandwidth. An example of a guard ring layout is shown in Figure 62.

Also shown in Figure 62, the compensation capacitor is located immediately adjacent to the edge of the AD8021 package, spanning Pin 4 and Pin 5. This capacitor must be a high quality surfacemount COG or NPO ceramic. The use of leaded capacitors is not recommended. The high frequency bypass capacitor(s) should be located immediately adjacent to the supplies, Pin 4 and Pin 7.

To achieve the shortest possible lead length at the inverting input, the feedback resistor  $R_F$  is located beneath the board and spans the distance from the output, Pin 6, to inverting input Pin 2. The return node of Resistor  $R_G$  should be situated as close as possible to the return node of the negative supply bypass capacitor connected to Pin 4.




Figure 62. Recommended Location of Critical Components and Guard Ring

## **DRIVING 16-BIT ADCs**

Low noise and adjustable compensation make the AD8021 especially suitable as a buffer/driver for high resolution ADCs.

As seen in Figure 19, the harmonic distortion is better than 90 dBc at frequencies between 100 kHz and 1 MHz. This is an advantage for complex waveforms that contain high frequency information, because the phase and gain integrity of the sampled waveform can be preserved throughout the conversion process. The increase in loop gain results in improved output regulation and lower noise when the converter input changes state during a sample. This advantage is particularly apparent when using 16-bit high resolution ADCs with high sampling rates.

Figure 63 shows a typical ADC driver configuration. The AD8021 is in an inverting gain of -7.5,  $f_{\rm C}$  is 65 kHz, and its output voltage is 10 V p-p. The results are listed in Table 7.




Figure 63. Inverting ADC Driver, Gain = -7.5,  $f_C = 65$  kHz

Table 7. Summary of ADC Driver Performance ( $f_C = 65 \text{ kHz}$ ,  $V_{OUT} = 10 \text{ V p-p}$ )

Measurement	Unit
-101.3	dBc
-109.5	dBc
-100.0	dBc
+100.3	dBc
	-101.3 -109.5 -100.0

Figure 64 shows another ADC driver connection. The circuit was tested with a noninverting gain of 10.1 and an output voltage of approximately 20 V p-p for optimum resolution and noise performance. No filtering was used. An FFT was performed using Analog Devices evaluation software for the AD7665 16-bit converter. The results are listed in Table 8.




Table 8. Summary of ADC Driver Performance  $(f_C = 100 \text{ kHz}, V_{OUT} = 20 \text{ V p-p})$ 

Parameter	Measurement	Unit
Second Harmonic Distortion	-92.6	dBc
Third Harmonic Distortion	-86.4	dBc
THD	-84.4	dBc
SFDR	+5.4	dBc

## **DIFFERENTIAL DRIVER**

The AD8021 is uniquely suited as a low noise differential driver for many ADCs, balanced lines, and other applications requiring differential drive. If pairs of internally compensated op amps are configured as inverter and follower, the noise gain of the inverter is higher than that of the follower section, resulting in an imbalance in the frequency response (see Figure 66).

A better solution takes advantage of the external compensation feature of the AD8021. By reducing the  $C_{\text{COMP}}$  value of the inverter, its bandwidth can be increased to match that of the follower, avoiding compromises in gain bandwidth and phase delay. The inverting and noninverting bandwidths can be closely matched using the compensation feature, thus minimizing distortion.

Figure 65 illustrates an inverter-follower driver circuit operating at a gain of 2, using individually compensated AD8021s. The values of feedback and load resistors were selected to provide a total load of less than 1 k $\Omega$ , and the equivalent resistances seen at each op amp's inputs were matched to minimize offset voltage and drift. Figure 67 is a plot of the resulting ac responses of driver halves.




Figure 65. Differential Amplifier




Figure 66. AC Response of Two Identically Compensated High Speed Op Amps Configured for a Gain of +2 and a Gain of -2




Figure 67. AC Response of Two Dissimilarly Compensated AD8021 Op Amps (Figure 66) Configured for a Gain of +2 and a Gain of −2, (Note the Close Gain Match)

## **USING THE AD8021 IN ACTIVE FILTERS**

The low noise and high gain bandwidth of the AD8021 make it an excellent choice in active filter circuits. Most active filter literature provides resistor and capacitor values for various filters but neglects the effect of the op amp's finite bandwidth on filter performance; ideal filter response with infinite loop gain is implied. Unfortunately, real filters do not behave in this manner. Instead, they exhibit finite limits of attenuation, depending on the gain bandwidth of the active device. Good low-pass filter performance requires an op amp with high gain bandwidth for attenuation at high frequencies, and low noise and high dc gain for low frequency, pass-band performance.

Figure 68 shows the schematic of a 2-pole, low-pass active filter and lists typical component values for filters having a Bessel-type response with a gain of 2 and a gain of 5. Figure 69 is a network analyzer plot of this filter's performance.




Figure 68. Schematic of a Second-Order, Low-Pass Active Filter

Table 9. Typical Component Values for Second-Order, Low-Pass Active Filter of Figure 68

Gain	R1 (Ω)	R2 (Ω)	R <sub>F</sub> (Ω)	R <sub>G</sub> (Ω)	C1 (nF)	C2 (nF)	C <sub>c</sub> (pF)
2	71.5	215	499	499	10	10	7
5	44.2	365	365	90.9	10	10	2





Figure 69. Frequency Response of the Filter Circuit of Figure 68 for Two Different Gains


## **DRIVING CAPACITIVE LOADS**

When the AD8021 drives a capacitive load, the high frequency response can show excessive peaking before it rolls off. Two techniques can be used to improve stability at high frequency and reduce peaking. The first technique is to increase the compensation capacitor,  $C_C$ , which reduces the peaking while maintaining gain flatness at low frequencies. The second technique is to add a resistor,  $R_{SNUB}$ , in series between the output pin of the AD8021 and the capacitive load,  $C_L$ . Figure 70 shows the response of the AD8021 when both  $C_C$  and  $R_{SNUB}$  are used to reduce peaking. For a given  $C_L$ , Figure 71 can be used to determine the value of  $R_{SNUB}$  that maintains 2 dB of peaking in the frequency response. Note, however, that using  $R_{SNUB}$  attenuates the low frequency output by a factor of  $R_{LOAD}/(R_{SNUB} + R_{LOAD})$ .



DY.COM.T

Figure 70. Peaking vs.  $R_{SNUB}$  and  $C_C$  for  $C_L = 33 \ pF$ WWW.100 WWW.100Y.COM.




100Y.COM.TW

WWW.100X

Figure 71. Relationship of R<sub>SNUB</sub> vs. C<sub>L</sub> for 2 dB Peaking at a Gain of +2 WWW.100Y.CON


# **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MS-012-AA**

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 72. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8) Dimensions shown in millimeters and (inches)



## COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 73. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
AD8021AR	-40°C to +85°C	8-Lead SOIC	R-8	100 J.
AD8021AR-REEL	-40°C to +85°C	8-Lead SOIC	R-8	W.C.C
AD8021AR-REEL7	-40°C to +85°C	8-Lead SOIC	R-8	111.100
AD8021ARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC	R-8	100 Y.
AD8021ARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC	R-8	1/1/1/1002
AD8021ARZ-REEL7 <sup>1</sup>	−40°C to +85°C	8-Lead SOIC	R-8	W.IO
AD8021ARM	-40°C to +85°C	8-Lead MSOP	RM-8	HNA
AD8021ARM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	HNA
AD8021ARM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	HNA
AD8021ARMZ <sup>1</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	HNA#
AD8021ARMZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	HNA#
AD8021ARMZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	HNA#

 $<sup>{}^{1}</sup>Z = Pb$ -free part, # denotes lead-free product may be top or bottom marked.

**NOTES** W.100Y.COM. 100Y.COM.TW

HOOY.COM.TV

WWW.100Y.COM.TW

WWW.100X.C

WWW.100X.C

MY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

WWV

# **NOTES** W.100Y.COM.

100Y.COM.TW

100 Y. COM. TV

WWW.100Y.COM.TW

WWW.100X.C

WWW.100X.C

MY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

WW

Δ	N	8	N	2	1
п	v	v	u	_	

**NOTES** W.100X.COM.

> 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

nov.com.TW

WWW.100Y.CO

100Y.COM.TW

100Y.COM.T

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.C

OY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO



100Y.COM.TW