

2.7 V, 800 µA, 80 MHz Rail-to-Rail I/O Amplifiers

AD8031/AD8032

FEATURES

Low power

Supply current 800 µA/amplifier Fully specified at +2.7 V, +5 V, and ±5 V supplies High speed and fast settling on 5 V

80 MHz, -3 dB bandwidth (G = +1)

30 V/µs slew rate

125 ns settling time to 0.1%

Rail-to-rail input and output

No phase reversal with input 0.5 V beyond supplies Input CMVR extends beyond rails by 200 mV Output swing to within 20 mV of either rail

Low distortion

 $-62 dB @ 1 MHz, V_0 = 2 V p-p$

-86 dB @ 100 kHz, Vo = 4.6 V p-p

Output current: 15 mA

High grade option: Vos (maximum) = 1.5 mV

APPLICATIONS

High speed, battery-operated systems High component density systems Portable test instruments A/D buffers **Active filters** High speed, set-and-demand amplifiers

GENERAL DESCRIPTION


The AD8031 (single) and AD8032 (dual) single-supply, voltage feedback amplifiers feature high speed performance with 80 MHz of small signal bandwidth, 30 V/µs slew rate, and 125 ns settling time. This performance is possible while consuming less than 4.0 mW of power from a single 5 V supply. These features increase the operation time of high speed, battery-powered systems without compromising dynamic performance.

The products have true single-supply capability with rail-to-rail input and output characteristics and are specified for +2.7 V, +5 V, and ±5 V supplies. The input voltage range can extend to 500 mV beyond each rail. The output voltage swings to within 20 mV of each rail providing the maximum output dynamic range.

The AD8031/AD8032 also offer excellent signal quality for only 800 μA of supply current per amplifier; THD is -62 dBc with a 2 V p-p, 1 MHz output signal, and -86 dBc for a 100 kHz, 4.6 V p-p signal on +5 V supply. The low distortion and fast settling time make them ideal as buffers to single-supply ADCs.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

CONNECTION DIAGRAMS






Figure 1.8-Lead PDIP (N) and SOIC_N(R)

Figure 2. 8-Lead PDIP (N), SOIC_N (R), and MSOP (RM)




Figure 3. 5-Lead SOT-23 (RJ-5)

Operating on supplies from +2.7 V to +12 V and dual supplies up to ±6 V, the AD8031/AD8032 are ideal for a wide range of applications, from battery-operated systems with large bandwidth requirements to high speed systems where component density requires lower power dissipation. The AD8031/AD8032 are available in 8-lead PDIP and 8-lead SOIC_N packages and operate over the industrial temperature range of -40°C to +85°C. The AD8031A is also available in the space-saving 5-lead SOT-23 package, and the AD8032A is available in an 8-lead MSOP package.




Figure 6. Rail-to-Rail Performance at 100 kHz

特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700 Fax: 781.461.3113

©2008 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

TABLE OF CONTENTS		
Features	1	Theory
Applications	<u>OM.</u> 1	Input
General Description	COM	Over
Connection Diagrams		Outp
Revision History	2 W	from
Specifications		Outp
+2.7 V Supply		Driv
+5 V Supply		Applica
±5 V Supply		A 2 1
Absolute Maximum Ratings		High
Maximum Power Dissipation		Outline
ESD Caution		Orde
Typical Performance Characteristics		
WWW.tooy.COM.TW		
REVISION HISTORY		

OY.COM.TW

.100Y.CO

1 Theory of Operation	7.	- T 100	
Input Stage Operation	V	WWW.100Y.COM.TW	
Overdriving the Input Stage	1	Theory of Operation	13
Output Stage, Open-Loop Gain and Distortion vs. Clearance from Power Supply	1	Input Stage Operation	13
from Power Supply	1	Overdriving the Input Stage	13
Output Overdrive Recovery	111		
Driving Capacitive Loads	2	from Power Supply	14
Applications	3.TW	Output Overdrive Recovery	14
Applications	31.TW	CONT	
A 2 MHz Single-Supply, Biquad Band-Pass Filter		Applications	16
High Performance, Single-Supply Line Driver		A 2 MHz Single-Supply, Biquad Band-Pass Filter	16
6 Ordering Guide20 6		High Performance, Single-Supply Line Driver	16
Ordering Guide20	6.COM	Outline Dimensions	18
		Ordering Guide	20
100X.COM.TW WWW.100X.COM.TW			
	100 Y.C		

100Y.COM.TW

100 Y.COM.T

WWW.100X.C

REVISION HISTORY	
11/08—Rev. C to Rev. D	
Change to Table 3 Column Heading	5
Change to Ordering Guide	20
7/06—Rev. B to Rev. C	
Updated Format	Universal
Updated Outline Dimensions	18
Change to Ordering Guide	20
9/99—Rev. A to Rev. B	

SPECIFICATIONS

+2.7 V SUPPLY

@ T_A = 25°C, V_S = 2.7 V, R_L = 1 k Ω to 1.35 V, R_F = 2.5 k Ω , unless otherwise noted.

Table 1.

	COM.	AD8	031A/AD	8032A	AD8	031B/AD8	3032B	
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	ON.CO. TW	MAI			WT			
–3 dB Small Signal Bandwidth	$G = +1, V_0 < 0.4 V p-p$	54	80		54	80		MHz
Slew Rate	$G = -1$, $V_0 = 2 V step$	25	30		25	30		V/µs
Settling Time to 0.1%	$G = -1, V_0 = 2 \text{ V step, } C_L = 10 \text{ pF}$	WW	125		TI	125		ns
DISTORTION/NOISE PERFORMANCE	M. Too COM.	- 111	1111-10	ov C)IAE.	CXN		
Total Harmonic Distortion	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p, G} = +2$		-62		MO	-62		dBc
	$f_C = 100 \text{ kHz}, V_O = 2 \text{ V p-p, G} = +2$	V	-86		- 1	-86		dBc
Input Voltage Noise	f = 1 kHz	_	15		$\mathbb{C}_{\mathbf{O}_{D_{i}}}$	15		nV/√Hz
Input Current Noise	f = 100 kHz		2.4		CON	2.4		pA/√Hz
	f = 1 kHz		5			5		pA/√Hz
Crosstalk (AD8032 Only)	f = 5 MHz		-60		V.CL	-60		dB
DC PERFORMANCE	W. 100 . COM. I.			M.In.	-7 ($O_{M^{r_{r_{r}}}}$	- ≼ 1	
Input Offset Voltage	$V_{CM} = V_{CC}/2; V_{OUT} = 135 \text{ V}$		±1	±6	101.	±0.5	±1.5	mV
	T _{MIN} to T _{MAX}	N	±6	±10	NOV.	±1.6	±2.5	mV
Offset Drift	$V_{CM} = V_{CC}/2; V_{OUT} = 135 \text{ V}$	-7	10		100	10		μV/°C
Input Bias Current	$V_{CM} = V_{CC}/2; V_{OUT} = 135 \text{ V}$		0.45	2	100)	0.45	2	μΑ
COM.	T _{MIN} to T _{MAX}	TV		2.2			2.2	μA
Input Offset Current	W.100 COM	, L	50	500	N'Inc	50	500	ηA
Open-Loop Gain	$V_{CM} = V_{CC}/2$; $V_{OUT} = 0.35 \text{ V to } 2.35 \text{ V}$	76	80		76	80		dB
M.M. TO COM.	T _{MIN} to T _{MAX}	74			74			dB
INPUT CHARACTERISTICS	. CO	Mr.	- 1	-31	MV.	N C	Olar.	TV.
Common-Mode Input Resistance	WW 1007.	T.V.	40		TXX	40		ΜΩ
Differential Input Resistance	WWW. OUX.C	D Ex.	280		111	280		kΩ
Input Capacitance	Lai TXVVI.100	ODI	1.6		XIVI	1.6		pF
Input Voltage Range	IN M. M. 100x.		-0.5 to		- ×1	-0.5 to		V
	YOU WAY YOU		+3.2			+3.2		TIM
Input Common-Mode Voltage Range	TW WWW.100	T.CO	-0.2 to +2.9		W	-0.2 to +2.9		V
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$	46	64		46	64		dB
	$V_{CM} = 0 \text{ V to } 1.55 \text{ V}$	58	74		58	74		dB
Differential Input Voltage	TITW WWW	001.		3.4			3.4	V
OUTPUT CHARACTERISTICS	DE THE	NO.	Cox	TW		MA	- 100	
Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega$	0.05	0.02		0.05	0.02		«ACO»
Output Voltage Swing High	W.TN W"	2.6	2.68		2.6	2.68		V
Output Voltage Swing Low	$R_L = 1 \text{ k}\Omega$	0.15	0.08		0.15	0.08		V
Output Voltage Swing High	COM.	2.55	2.6		2.55	2.6		V C
Output Current	T. M.Th	XX 1	15			15		mA
Short Circuit Current	Sourcing	1	21		W	21		mA
	Sinking	WW.	-34		-XXI	-34		mA
Capacitive Load Drive	G = +2 (See Figure 46)	-133	15		7.	15		pF
POWER SUPPLY	LOON CONTRACTOR	W.	-1100X		TW		MA	100
Operating Range	TONI.	2.7		12	2.7		12	V
Quiescent Current per Amplifier	1001. COM.TV	M	750	1250	$W_{I,I}$	750	1250	μΑ
Power Supply Rejection Ratio	V_{S} = 0 V to -1 V or	75	86		75	86		dB
	V_s + = +2.7 V to +3.7 V	-31			Diar			

@ T_A = 25°C, V_S = 5 V, R_L = 1 k Ω to 2.5 V, R_F = 2.5 k Ω , unless otherwise noted. Table 2.

M.C. W. TW	Can distance of the	- 11	031A/AD		1.0	031B/AD		11
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	Progression of the contract of	-WW	W. 2		1	W.		
–3 dB Small Signal Bandwidth	$G = +1, V_0 < 0.4 \text{ V p-p}$	54	80		54	80		MHz
Slew Rate	$G = -1, V_0 = 2 \text{ V step}$	27	32		27	32		V/µs
Settling Time to 0.1%	$G = -1, V_0 = 2 \text{ V step, } C_L = 10 \text{ pF}$	- 41	125		Oh-	125		ns
DISTORTION/NOISE PERFORMANCE	2N 100 1. COM: 1				COM			
Total Harmonic Distortion	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2$	*	-62			-62		dBc
	$f_C = 100 \text{ kHz}, V_O = 2 \text{ V p-p}, G = +2$		-86		(C_{O})	-86		dBc
Input Voltage Noise	f = 1 kHz		15		CC	15		nV/√Hz
Input Current Noise	f = 100 kHz		2.4		7.0	2.4		pA/√Hz
	f = 1 kHz		5		. C	5		pA/√Hz
Differential Gain	$R_L = 1 \text{ k}\Omega$	-1	0.17		-7 (0.17		%
Differential Phase	$R_L = 1 \text{ k}\Omega$		0.11		001.	0.11		Degree
Crosstalk (AD8032 Only)	f = 5 MHz	W	-60		003	-60		dB
DC PERFORMANCE	11 100 2 COM.		4	WIN	Too	CON	1. 2	
Input Offset Voltage	$V_{CM} = V_{CC}/2; V_{OUT} = 2.5 \text{ V}$	TW	±1	±6	100	±0.5	±1.5	mV
	T _{MIN} to T _{MAX}	- XX	±6	±10	N	±1.6	±2.5	mV
Offset Drift	$V_{CM} = V_{CC}/2; V_{OUT} = 2.5 \text{ V}$	T.F.	5		W.14	5		μV/°C
Input Bias Current	$V_{CM} = V_{CC}/2; V_{OUT} = 2.5 V$	TI	0.45	1.2	- 1	0.45	1.2	μΑ
LAW. Joo COM.	T _{MIN} to T _{MAX}	1/1.		2.0	$M_{M^{*}}$		2.0	μΑ
Input Offset Current	W.100 1.	VV.	50	350	- TW	50	250	nA
Open-Loop Gain	$V_{CM} = V_{CC}/2$; $V_{OUT} = 1.5 \text{ V to } 3.5 \text{ V}$	76	82		76	82		dB
open roop dainy.	T _{MIN} to T _{MAX}	74			74	NO S		dB
INPUT CHARACTERISTICS	THIN TO THINK		1		- 78 %	W.140	-1 CO	Mary .
Common-Mode Input Resistance	TW WW 1007		40		1/1/1/	40		ΜΩ
Differential Input Resistance	WW.IO	J.CO	280		11/	280		kΩ
Input Capacitance	V.TV W. 100) . ~ (1.6			1.6		pF
Input Voltage Range	TW WW	N.C.	-0.5 to			-0.5 to		V
input voitage hange	Mr.	~ (C	+5.5			+5.5		$C_{O_{P_1}}$
Input Common-Mode Voltage Range	M.TV	00 7.	-0.2 to			-0.2 to		VON
input common Mode voltage hange	WW.	COOL	+5.2			+5.2		
Common-Mode Rejection Ratio	$V_{CM} = 0 V \text{ to } 5 V$	56	70		56	70		dB
M., 100x.	$V_{CM} = 0 \text{ V to } 3.8 \text{ V}$	66	80		66	80		dB (
Differential Input Voltage	Co. TW	1,10	Mico	3.4		A. A.	3.4	V
OUTPUT CHARACTERISTICS	COMPANY AND		CO.CO	10.3	N	11	M.	00X.C
Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega$	0.05	0.02		0.05	0.02		V
Output Voltage Swing Low Output Voltage Swing High	W.Com.	4.95	4.98		4.95	4.98		Agos.
Output Voltage Swing Low	$R_L = 1 \text{ k}\Omega$	0.2	0.1		0.2	0.1		V. O
Output Voltage Swing Low Output Voltage Swing High	INL - I KSZ	4.8	4.9		4.8	4.9		V
Output Voltage Swing Flight Output Current	ONY.CO STW	4.0			4.0			mA
Short Circuit Current	Sourcing	ON W	15		7.	15 28		
Short Circuit Current	. 1110	111	28		$M_{T,T}$			mA
Courseith as Lored Duites	Sinking	WV	-46		- N T	-46		mA
Capacitive Load Drive	G = +2 (See Figure 46)	< N	15	- NV.C	Diar.	15		pF
POWER SUPPLY	M.100 1.			00 .	OM		10	WIN
Operating Range	TW. TW	2.7	1//	12	2.7		12	V
Quiescent Current per Amplifier	N.W. TON.	1	800	1400	$C_{O_{j_{\lambda}}}$	800	1400	μΑ
Power Supply Rejection Ratio	$V_s = 0 \text{ V to } -1 \text{ V or}$	75	86		75	86		dB
,	$V_S + = +5 V \text{ to } +6 V$				$_{V}.CO$			

±5 V SUPPLY

@ T_A = 25°C, V_S = ±5 V, R_L = 1 k Ω to 0 V, R_F = 2.5 k Ω , unless otherwise noted.

Table 3.

TW WWW.	TIN WY	AD80	31A/AD8	032A	AD80	31B/AD8	032B	
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	COM	WW.	×1 (OM	-33			
-3 dB Small Signal Bandwidth	$G = +1, V_0 < 0.4 \text{ V p-p}$	54	80		54	80		MHz
Slew Rate	$G = -1$, $V_0 = 2 V$ step	30	35		30	35		V/µs
Settling Time to 0.1%	$G = -1$, $V_0 = 2 \text{ V step}$, $C_L = 10 \text{ pF}$	TXXX	125		1. x	125		ns
DISTORTION/NOISE PERFORMANCE	11001.	11	TX 100	7.	Will			
Total Harmonic Distortion	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2$	WW	-62		T	-62		dBc
	$f_C = 100 \text{ kHz}, V_O = 2 \text{ V p-p}, G = +2$	1	-86		0_{Mr}	-86		dBc
Input Voltage Noise	f = 1 kHz		15		OM.	15		nV/√Hz
Input Current Noise	f = 100 kHz	1	2.4			2.4		pA/√Hz
N.100 r. COM: I.	f = 1 kHz		5		CO_{M_I}	5		pA/√Hz
Differential Gain	$R_L = 1 \text{ k}\Omega$		0.15		100	0.15		%
Differential Phase	$R_L = 1 k\Omega$		0.15		I.Co.	0.15		Degree
Crosstalk (AD8032 Only)	f = 5 MHz		-60		~1 CO	-60		dB
DC PERFORMANCE	W 21 100 2 CM Th			11 JO				
Input Offset Voltage	$V_{CM} = 0 V; V_{OUT} = 0 V$	N	±1	±6	O.Y.C	±0.5	±1.5	mV
input offset voltage	T _{MIN} to T _{MAX}		±6	±10	~ T	±1.6	±2.5	mV
Offset Drift	$V_{CM} = 0 \text{ V}; V_{OUT} = 0 \text{ V}$	111	5	-10	700 s.	5	+2.5	μV/°C
Input Bias Current	$V_{CM} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$ $V_{CM} = 0 \text{ V}; V_{OUT} = 0 \text{ V}$	W	0.45	1.2	LOON	0.45	1.2	-
присыаз сипенс	T _{MIN} to T _{MAX}	-31	0.43	2.0	Too	0.43	2.0	μA μA
Input Offset Current	TMIN CO TMAX	TW	50	350	$\propto 100$	50	250	μA ₁nA
-7 ()	$V_{CM} = 0 \text{ V}; V_{OUT} = \pm 2 \text{ V}$	76		330	76.40	80	250	N
Open-Loop Gain		76 74	80		76 74	80		dB dB
INDUST CHARACTERISTICS	T _{MIN} to T _{MAX}	/4			74	00 1 1 1		UD
INPUT CHARACTERISTICS	N.M. OOX.C.	DIV.	W.		Mari	100Y.C		140
Common-Mode Input Resistance	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	O_{M} .	40		WW.	40		ΜΩ
Differential Input Resistance	M 1005.	Mod	280		1	280		kΩ
Input Capacitance	EM MMM. COX	Cor	1.6		MM.	1.6		pF
Input Voltage Range	. I. W. 100	CON	-5.5 to +5.5		- VIV	-5.5 to +5.5		V
Innuit Common Mada Valtaga Banga	T.TW W 100							V
Input Common-Mode Voltage Range	TW WWW.	V.CO	-5.2 to +5.2		W	-5.2 to +5.2		V
Common-Mode Rejection Ratio	$V_{CM} = -5 \text{ V to } +5 \text{ V}$	60	80		60 🕥	80		dB
Common-wode nejection natio	$V_{CM} = -5 \text{ V to } +3.5 \text{ V}$ $V_{CM} = -5 \text{ V to } +3.5 \text{ V}$	66	90		66	90		dB
Differential/Input Voltage	VCM = -3 V to +3.5 V	00	90	3.4	00	90	3.4	V
OUTPUT CHARACTERISTICS	OM. I		COM.	3.4			J. 4	COM
	D 1010	101	4.00		4.04	4.00		v (O)
Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega$	-4.94	-4.98		-4.94	-4.98		
Output Voltage Swing High		+4.94	+4.98		+4.94	+4.98		V CC
Output Voltage Swing Low	$R_L = 1 \text{ k}\Omega$	-4.7	-4.85		-4.7	-4.85		V
Output Voltage Swing High	V.COM WY	+4.7	+4.75		+4.7	+4.75		V ₂
Output Current	-1 COM.1	MW.T.	15		XXI	15		mA
Short Circuit Current	Sourcing		35		1.11	35		mA
	Sinking	M. M.	-50		TW	-50		mA
Capacitive Load Drive	G = +2 (See Figure 46)	W.	15	CON		15	TIN	pF
POWER SUPPLY	100Y.C M.TW	MAI			V.I.M			w.100
Operating Range	OV.COM	±1.35		±6	±1.35		±6	V
Quiescent Current per Amplifier	W.100 . COM. 1		900	1600	Mrs	900	1600	μΑ
Power Supply Rejection Ratio	$V_s = -5 \text{ V to } -6 \text{ V or}$	76	86		76	86		dB
	$V_{s}+=+5 V \text{ to } +6 V$	N XX			Dr.			

MMM.)

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	12.6 V
Internal Power Dissipation ¹	OV. OM.TW
8-Lead PDIP (N)	1.3 W
8-Lead SOIC_N (R)	0.8 W
8-Lead MSOP (RM)	0.6 W
5-Lead SOT-23 (RJ)	0.5 W
Input Voltage (Common Mode)	$\pm V_{S} \pm 0.5 V$
Differential Input Voltage	±3.4 V
Output Short-Circuit Duration	Observe Power Derating Curves
Storage Temperature Range (N, R, RM, RJ)	−65°C to +125°C
Lead Temperature (Soldering 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8031/AD8032 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Exceeding this limit temporarily can cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8031/AD8032 are internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in Figure 7.




Figure 7. Maximum Power Dissipation vs. Temperature

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹ Specification is for the device in free air: 8-Lead PDIP: $\theta_{JA} = 90^{\circ}\text{C/W}$. 8-Lead SOIC_N: $\theta_{JA} = 155^{\circ}\text{C/W}$. 8-Lead MSOP: $\theta_{JA} = 200^{\circ}\text{C/W}$. 5-Lead SOT-23: $\theta_{JA} = 240^{\circ}\text{C/W}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Typical V_{OS} Distribution @ $V_S = 5 V$




Figure 9. Input Offset Voltage vs. Temperature




Figure 10. Input Bias Current vs. Temperature




Figure 11. Input Bias Current vs. Common-Mode Voltage




Figure 12. Vos vs. Common-Mode Voltage




Figure 13. Supply Current vs. Temperature




Figure 14. +Output Saturation Voltage vs. R_{LOAD} @ +85°C




Figure 15. +Output Saturation Voltage vs. R_{LOAD} @ +25°C




Figure 16. +Output Saturation Voltage vs. R_{LOAD} @ −40°C




Figure 17. –Output Saturation Voltage vs. R_{LOAD} @ +85℃




Figure 18. −Output Saturation Voltage vs. R_{LOAD} @ +25°C




Figure 19. –Output Saturation Voltage vs. R_{LOAD} @ $-40^{\circ}C$




Figure 20. Open-Loop Gain (AoL) vs. RLOAD




Figure 21. Open Loop Gain vs. (AoL) Temperature




Figure 22. Open-Loop Gain (AoL) vs. Vout




Figure 23. Differential Input Overvoltage I-V Characteristics




Figure 24. Differential Gain and Phase @ $V_S = \pm 5 V$; $R_L = 1 k\Omega$






Figure 25. Input Voltage Noise vs. Frequency








Figure 28. Closed-Loop Gain vs. Supply Voltage WWW.100Y.COM.




Figure 29. Open-Loop Frequency Response




Figure 30. Total Harmonic Distortion vs. Frequency; G = +1




Figure 31. Total Harmonic Distortion vs. Frequency; G+2

01056-036




Figure 32. Large Signal Response




Figure 33. Rout vs. Frequency




Figure 34. CMRR vs. Frequency




Figure 35. PSRR vs. Frequency




Figure 36. Output Voltage




Figure 37. Output Voltage Phase Reversal Behavior




Figure 38. Output Swing





Figure 39. 1 V Step Response



2.56 2.54 2.52 2.50 2.48 2.46 2.44 50ns/DIV

Figure 41. 100 mV Step Response

01056-041




Figure 42. Crosstalk vs. Frequency

THEORY OF OPERATION

The AD8031/AD8032 are single and dual versions of high speed, low power, voltage feedback amplifiers featuring an innovative architecture that maximizes the dynamic range capability on the inputs and outputs. The linear input commonmode range exceeds either supply voltage by 200 mV, and the amplifiers show no phase reversal up to 500 mV beyond supply. The output swings to within 20 mV of either supply when driving a light load; 300 mV when driving up to 5 mA.

Fabricated on Analog Devices, Inc. eXtra Fast Complementary Bipolar (XFCB) process, the amplifier provides an impressive 80 Hz bandwidth when used as a follower and a 30 V/ μ s slew rate at only 800 μ A supply current. Careful design allows the amplifier to operate with a supply voltage as low as 2.7 V.

INPUT STAGE OPERATION

A simplified schematic of the input stage appears in Figure 43. For common-mode voltages up to 1.1 V within the positive supply (0 V to 3.9 V on a single 5 V supply), tail current I2 flows through the PNP differential pair, Q13 and Q17. Q5 is cut off; no bias current is routed to the parallel NPN differential pair, Q2 and Q3. As the common-mode voltage is driven within 1.1 V of the positive supply, Q5 turns on and routes the tail current away from the PNP pair and to the NPN pair. During this transition region, the input current of the amplifier changes magnitude and direction. Reusing the same tail current ensures that the input stage has the same transconductance, which determines the gain and bandwidth of the amplifier, in both regions of operation.

Switching to the NPN pair as the common-mode voltage is driven beyond 1 V within the positive supply allows the amplifier to provide useful operation for signals at either end of the supply voltage range and eliminates the possibility of phase reversal for input signals up to 500 mV beyond either power supply. Offset voltage also changes to reflect the offset of the input pair in control. The transition region is small, approximately 180 mV. These sudden changes in the dc parameters of the input stage can produce glitches that adversely affect distortion.

OVERDRIVING THE INPUT STAGE

Sustained input differential voltages greater than 3.4 V should be avoided as the input transistors can be damaged. Input clamp diodes are recommended if the possibility of this condition exists.

The voltages at the collectors of the input pairs are set to 200 mV from the power supply rails. This allows the amplifier to remain in linear operation for input voltages up to 500 mV beyond the supply voltages. Driving the input common-mode voltage beyond that point will forward bias the collector junction of the input transistor, resulting in phase reversal. Sustaining this condition for any length of time should be avoided because it is easy to exceed the maximum allowed input differential voltage when the amplifier is in phase reversal.




Figure 43. Simplified Schematic of AD8031 Input Stage

OUTPUT STAGE, OPEN-LOOP GAIN AND DISTORTION vs. CLEARANCE FROM POWER SUPPLY

The AD8031 features a rail-to-rail output stage. The output transistors operate as common-emitter amplifiers, providing the output drive current as well as a large portion of the amplifier's open-loop gain.




Figure 44. Output Stage Simplified Schematic

The output voltage limit depends on how much current the output transistors are required to source or sink. For applications with low drive requirements (for instance, a unity gain follower driving another amplifier input), the AD8031 typically swings within 20 mV of either voltage supply. As the required current load increases, the saturation output voltage increases linearly as

 $I_{LOAD} \times R_C$

where:

 I_{LOAD} is the required load current.

 R_C is the output transistor collector resistance.

For the AD8031, the collector resistances for both output transistors are typically 25 Ω . As the current load exceeds the rated output current of 15 mA, the amount of base drive current required to drive the output transistor into saturation reaches its limit, and the amplifier's output swing rapidly decreases.

The open-loop gain of the AD8031 decreases approximately linearly with load resistance and depends on the output voltage. Open-loop gain stays constant to within 250 mV of the positive power supply, 150 mV of the negative power supply, and then decreases as the output transistors are driven further into saturation.

The distortion performance of the AD8031/AD8032 amplifiers differs from conventional amplifiers. Typically, the distortion performance of the amplifier degrades as the output voltage amplitude increases.

Used as a unity gain follower, the output of the AD8031/ AD8032 exhibits more distortion in the peak output voltage region around $V_{\rm CC}-0.7$ V. This unusual distortion characteristic is caused by the input stage architecture and is discussed in detail in the Input Stage Operation section,

OUTPUT OVERDRIVE RECOVERY

Output overdrive of an amplifier occurs when the amplifier attempts to drive the output voltage to a level outside its normal range. After the overdrive condition is removed, the amplifier must recover to normal operation in a reasonable amount of time. As shown in Figure 45, the AD8031/AD8032 recover within 100 ns from negative overdrive and within 80 ns from positive overdrive.




Figure 45. Overdrive Recovery

DRIVING CAPACITIVE LOADS

Capacitive loads interact with an op amp's output impedance to create an extra delay in the feedback path. This reduces circuit stability and can cause unwanted ringing and oscillation. A given value of capacitance causes much less ringing when the amplifier is used with a higher noise gain.

The capacitive load drive of the AD8031/AD8032 can be increased by adding a low valued resistor in series with the capacitive load. Introducing a series resistor tends to isolate the capacitive load from the feedback loop, thereby diminishing its influence. Figure 46 shows the effects of a series resistor on the capacitive drive for varying voltage gains. As the closed-loop gain is increased, the larger phase margin allows for larger capacitive loads with less overshoot. Adding a series resistor at lower closed-loop gains accomplishes the same effect. For large capacitive loads, the frequency response of the amplifier is dominated by the roll-off of the series resistor and capacitive load.




Figure 46. Capacitive Load Drive vs. Closed-Loop Gain

APPLICATIONS

A 2 MHz SINGLE-SUPPLY, BIQUAD BAND-PASS FILTER

Figure 47 shows a circuit for a single-supply, biquad band-pass filter with a center frequency of 2 MHz. A 2.5 V bias level is easily created by connecting the noninverting inputs of all three op amps to a resistor divider consisting of two 1 $k\Omega$ resistors connected between 5 V and ground. This bias point is also decoupled to ground with a 0.1 μF capacitor. The frequency response of the filter is shown in Figure 48.

To maintain an accurate center frequency, it is essential that the op amp have sufficient loop gain at 2 MHz. This requires the choice of an op amp with a significantly higher unity gain, crossover frequency. The unity gain, crossover frequency of the AD8031/AD8032 is 40 MHz. Multiplying the open-loop gain by the feedback factors of the individual op amp circuits yields the loop gain for each gain stage. From the feedback networks of the individual op amp circuits, it can be seen that each op amp has a loop gain of at least 21 dB. This level is high enough to ensure that the center frequency of the filter is not affected by the op amp's bandwidth. If, for example, an op amp with a gain bandwidth product of 10 MHz was chosen in this application, the resulting center frequency would shift by 20% to 1.6 MHz.




Figure 47. A 2 MHz, Biguad Band-Pass Filter Using AD8031/AD8032




Figure 48. Frequency Response of 2 MHz Band-Pass Filter

HIGH PERFORMANCE, SINGLE-SUPPLY LINE DRIVER

Even though the AD8031/AD8032 swing close to both rails, the AD8031 has optimum distortion performance when the signal has a common-mode level half way between the supplies and when there is about 500 mV of headroom to each rail. If low distortion is required in single-supply applications for signals that swing close to ground, an emitter-follower circuit can be used at the op amp output.




Figure 49. Low Distortion Line Driver for Single-Supply, Ground Referenced Signals

Figure 49 shows the AD8031 configured as a single-supply, gain-of-2 line driver. With the output driving a back-terminated 50 Ω line, the overall gain from V_{IN} to V_{OUT} is unity. In addition to minimizing reflections, the 50 Ω back termination resistor protects the transistor from damage if the cable is short circuited. The emitter follower, which is inside the feedback loop, ensures that the output voltage from the AD8031 stays about 700 mV above ground. Using this circuit, low distortion is attainable even when the output signal swings to within 50 mV of ground. The circuit was tested at 500 kHz and 2 MHz.

Figure 50 and Figure 51 show the output signal swing and frequency spectrum at 500 kHz. At this frequency, the output signal (at V_{OUT}), which has a peak-to-peak swing of 1.95 V (50 mV to 2 V), has a THD of -68 dB (SFDR = -77 dB).




Figure 50. Output Signal Swing of Low Distortion Line Driver at 500 kHz




Figure 51. THD of Low Distortion Line Driver at 500 kHz

Figure 52 and Figure 53 show the output signal swing and frequency spectrum at 2 MHz. As expected, there is some degradation in signal quality at the higher frequency. When the output signal has a peak-to-peak swing of 1.45~V (swinging from 50~mV to 1.5~V), the THD is -55~dB (SFDR = -60~dB).

This circuit could also be used to drive the analog input of a single-supply, high speed ADC whose input voltage range is referenced to ground (for example, 0 V to 2 V or 0 V to 4 V). In this case, a back termination resistor is not necessary (assuming a short physical distance from transistor to ADC); therefore, the emitter of the external transistor would be connected directly to the ADC input. The available output voltage swing of the circuit would therefore be doubled.




Figure 52. Output Signal Swing of Low Distortion Line Driver at 2 MHz





Figure 53. THD of Low Distortion Line Driver at 2 MHz


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 54. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-8) Dimensions shown in inches and (millimeters)




COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 55. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) WWW.100Y.COM.TW Dimensions shown in millimeters and (inches)

WWW.100Y.COM.TW

012407-A




M.COM.T

LOOY.COM.TW

COMPLIANT TO JEDEC STANDARDS MO-178-AA

WWW.100Y.COM.TW WWW.100Y.COM.TW Figure 56. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5)Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 57. 8-Lead Mini Small Outline Package [MSOP] (RM-8)WWW.100Y.COM.TW Dimensions shown in millimeters

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8031AN	-40°C to +85°C	8-Lead PDIP	N-8	
AD8031ANZ ¹	−40°C to +85°C	8-Lead PDIP	N-8	
AD8031AR	−40°C to +85°C	8-Lead SOIC_N	R-8	
AD8031AR-REEL	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8031AR-REEL7	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8031ARZ ¹	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8031ARZ-REEL ¹	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8031ARZ-REEL7 ¹	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8031ART-R2	-40°C to +85°C	5-Lead SOT-23	RJ-5	HOA
AD8031ART-REEL	-40°C to +85°C	5-Lead SOT-23, 13" Tape and Reel	RJ-5	H0A
AD8031ART-REEL7	-40°C to +85°C	5-Lead SOT-23, 7" Tape and Reel	RJ-5	HOA
AD8031ARTZ-R2 ¹	-40°C to +85°C	5-Lead SOT-23	RJ-5	H04
AD8031ARTZ-REEL ¹	-40°C to +85°C	5-Lead SOT-23, 13" Tape and Reel	RJ-5	H04
AD8031ARTZ-REEL7 ¹	-40°C to +85°C	5-Lead SOT-23, 7" Tape and Reel	RJ-5	H04
AD8031BN	-40°C to +85°C	8-Lead PDIP	N-8	<1
AD8031BNZ ¹	-40°C to +85°C	8-Lead PDIP	N-8	1
AD8031BR	-40°C to +85°C	8-Lead SOIC_N	R-8	N.
AD8031BR-REEL	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	- 1
AD8031BR-REEL7	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	IN
AD8031BRZ ¹	-40°C to +85°C	8-Lead SOIC_N	R-8	W
AD8031BRZ-REEL ¹	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	V T
AD8031BRZ-REEL7 ¹	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	TIM
AD8032AN	-40°C to +85°C	8-Lead PDIP	N-8	
AD8032ANZ ¹	-40°C to +85°C	8-Lead PDIP	N-8	0_{M}
AD8032AR	-40°C to +85°C	8-Lead SOIC_N	R-8	MITW
AD8032AR AD8032AR-REEL	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	TW
AD8032AR-REEL7	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	COMP
AD8032ARZ ¹	-40°C to +85°C	8-Lead SOIC_N	R-8	. JOM'JA
AD8032ARZ-REEL ¹	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	YUTW
AD8032ARZ-REEL7 ¹	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	COM
AD8032ARZ-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	H9A
AD8032ARM AD8032ARM-REEL	-40°C to +85°C		< X Y Y Y Y Y Y Y Y Y	
		8-Lead MSOP, 13" Tape and Reel	RM-8	H9A
AD8032ARM-REEL7	-40°C to +85°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H9A
AD8032ARMZ ¹	-40°C to +85°C	8-Lead MSOP	RM-8	H9A#
AD8032ARMZ-REEL ¹	-40°C to +85°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H9A#
AD8032ARMZ-REEL7 ¹	-40°C to +85°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H9A#
AD8032BN	-40°C to +85°C	8-Lead PDIP	N-8	11007.00
AD8032BNZ ¹	-40°C to +85°C	8-Lead PDIP	N-8	M. T. CC
AD8032BR	-40°C to +85°C	8-Lead SOIC_N	R-8	W.100 1.
AD8032BR-REEL	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	1, 100X.C
AD8032BR-REEL7	−40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	WWW. To
AD8032BRZ ¹	-40°C to +85°C	8-Lead SOIC_N	R-8	J. 100 1.
AD8032BRZ-REEL ¹	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	11/1/1/1003
AD8032BRZ-REEL7 ¹	−40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	

 $^{^{1}}$ Z = RoHS Compliant Part, # denotes lead-free product may be top or bottom marked.

