

# Low Cost, 80 MHz FastFET Op Amps

# AD8033/AD8034

### **FEATURES**

FET input amplifier

1 pA typical input bias current

Very low cost

High speed

80 MHz, −3 dB bandwidth (G = +1)

80 V/µs slew rate (G = +2)

Low noise

11 nV/√Hz (f = 100 kHz)

0.7 fA/√Hz (f = 100 kHz)

0.7 fA/vHz (f = 100 kHz)
Wide supply voltage range: 5 V to 24 V
Low offset voltage: 1 mV typical
Single-supply and rail-to-rail output
High common-mode rejection ratio: -100 dB
Low power: 3.3 mA/amplifier typical supply current
No phase reversal
Small packaging: 8-lead SOIC, 8-lead SOT-23, and 5-lead SC70

### **APPLICATIONS**

Instrumentation Filters Level shifting Buffering

### **GENERAL DESCRIPTION**


The AD8033/AD8034 FastFET<sup>TM</sup> amplifiers are voltage feedback amplifiers with FET inputs, offering ease of use and excellent performance. The AD8033 is a single amplifier and the AD8034 is a dual amplifier. The AD8033/AD8034 FastFET op amps in Analog Devices, Inc., proprietary XFCB process offer significant performance improvements over other low cost FET amps, such as low noise (11 nV/ $\sqrt{}$ Hz and 0.7 fA/ $\sqrt{}$ Hz) and high speed (80 MHz bandwidth and 80 V/ $\mu$ s slew rate).

With a wide supply voltage range from 5 V to 24 V and fully operational on a single supply, the AD8033/AD8034 amplifiers work in more applications than similarly priced FET input amplifiers. In addition, the AD8033/AD8034 have rail-to-rail outputs for added versatility.

Despite their low cost, the amplifiers provide excellent overall performance. They offer a high common-mode rejection of -100 dB, low input offset voltage of 2 mV maximum, and low noise of  $11 \text{ nV}/\sqrt{\text{Hz}}$ .

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### CONNECTION DIAGRAMS



rigure 1.8-Leda SOIC (R)




Figure 3. 8-Lead SOIC (R) and 8-Lead SOT-23 (RJ)




Figure 4. Small Signal Frequency Response

The AD8033/AD8034 amplifiers only draw 3.3 mA/amplifier of quiescent current while having the capability of delivering up to 40 mA of load current.

The AD8033 is available in a small package 8-lead SOIC and a small package 5-lead SC70. The AD8034 is also available in a small package 8-lead SOIC and a small package 8-lead SOT-23. They are rated to work over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  without a premium over commercial grade products.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

<b>TABLE OF CONTENTS</b> Features1	
Applications1	
General Description	
Connection Diagrams	,
Connection Diagrams	
Revision History	
Specifications	
Absolute Maximum Ratings	
Maximum Power Dissipation6	
Output Short Circuit6	T.
ESD Caution6	
Typical Performance Characteristics	
Test Circuits	
Theory of Operation	Diaz.
	OM.
Output Stage Drive and Capacitive Load Drive16	
REVISION HISTORY	Y.CO
9/08—Rev. C to Rev. D	V.CC
Deleted Usable Input Range Parameter, Table 1	U 1 C
Deleted Usable Input Range Parameter, Table 24	001
Deleted Usable Input Range Parameter, Table 35	100X
	7007
4/08—Rev. B to Rev. C	1.100
Changes to Format	W.100
Changes to Features and General Description	10
Changes to Figure 13 Caption and Figure 14 Caption 8	1111-7
Changes to Figure 22 and Figure 239	
Changes to Figure 25 and Figure 28	
Changes to Input Capacitance Section	UVV
Changes to Active Filters Section	TAX V
Changes to Outline Dimensions	
Changes to Ordering Guide	WW
- TAMM'Ing COM's	
2/03—Rev. A to Rev. B	
Changes to Features	
Changes to Connection Diagrams	
Changes to Specifications	
Changes to Absolute Maximum Ratings	
Replaced TPC 31	
Changes to TPC 35	

	drive
Input Impe	dance
Thermal C	onsiderations16
ayout, Grou	nding, and Bypassing Considerations18
Bypassing	18
Grounding	18
	ırrents18
Input Capa	citance 18
pplications !	Information19
High Speed	l Peak Detector19
	ers20
Wideband	Photodiode Preamp21
Outline Dime	ensions
Ordering C	Guide24
/ <b>02—Rev. 0</b> .dded AD80	33Universal
	p Deleted from Default ConditionsUniversal 8 (R) and SC70 (KS)1
	ral Description Section1
	pecifications2
	C
lew Figure 2	5 mum Power Dissipation Section5
lew Figure 2 dits to Maxi	mum Power Dissipation Section5 rdering Guide5
lew Figure 2 dits to Maxi Changes to O	mum Power Dissipation Section5
lew Figure 2 dits to Maxi Changes to O Change to TP Change to TP	mum Power Dissipation Section
lew Figure 2 dits to Maxi Changes to O Change to TP Change to TP	mum Power Dissipation Section5 rdering Guide5
Hew Figure 2 dits to Maxi Changes to O Change to TP Change to TP Change to TP Change TPC 16	mum Power Dissipation Section
Hew Figure 2 dits to Maxi Changes to O Change to TP Change to TP Change to TP Change TPC 16	mum Power Dissipation Section
Jew Figure 2 dits to Maxi Changes to O Change to TP Change to TP Change to TP Jew TPC 16. Jew TPC 31.	mum Power Dissipation Section
Jew Figure 2 dits to Maxi Changes to O Change to TP Change to TP Change to TP Jew TPC 16 Jew TPC 31 Jew TPC 35	mum Power Dissipation Section
Jew Figure 2 dits to Maxi Changes to O Change to TP Change to TP Change to TP Jew TPC 16 Jew TPC 31 Jew TPC 35	mum Power Dissipation Section

# **SPECIFICATIONS**

WWW.100 Y.C.  $T_A = 25$ °C,  $V_S = \pm 5$  V,  $R_L = 1$  k $\Omega$ , gain = +2, unless otherwise noted.

Table 1.

arameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	1003.	Time	- 7F		
-3 dB Bandwidth	$G = +1, V_{OUT} = 0.2 \text{ V p-p}$	65	80		MHz
	$G = +2$ , $V_{OUT} = 0.2 \text{ V p-p}$	COM.	30		MHz
	$G = +2, V_{OUT} = 2 V p-p$	Y. COM	21		MHz
Input Overdrive Recovery Time	-6 V to +6 V input	Z.COn.	135		ns
Output Overdrive Recovery Time	-3 V to +3 V input, G = +2	- col	135		ns
Slew Rate (25% to 75%)	$G = +2$ , $V_{OUT} = 4$ V step	55	80		V/µs
Settling Time to 0.1%	$G = +2$ , $V_{OUT} = 4$ $V$ step $G = +2$ , $V_{OUT} = 2$ $V$ step	33 CC	95		ns
Settling fille to 0.1%	$G = +2$ , $V_{OUT} = 8 \text{ V step}$	100 -	225		ns
NOISE/HARMONIC PERFORMANCE	$G = \pm 2$ , $V_{001} = 8$ $V_{3} \text{ Step}$	1007.0	-225		113
	f 1 MU 2 W 5	· Voo			
Distortion Second Harmonic	$f_C = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}$	V.100	<b>-82</b>		-In-
Second Harmonic	$R_L = 500 \Omega$	1003			dBc
$NN_{11}^{-11} = CO_{N_{1}}$	$R_L = 1 k\Omega$	1111.	-85 70		dBc
Third Harmonic	$R_L = 500 \Omega$	W.100	-70		dBc
N W CO TO	$R_L = 1 \text{ k}\Omega$	V - x 10	-81		dBc
Crosstalk, Output-to-Output	f = 1  MHz, G = +2	M.M.	-86		dB
Input Voltage Noise	f = 100 kHz	WWW.	U11 COM		nV/√Hz
Input Current Noise	f = 100 kHz	11 11	0.7		fA/√Hz
DC PERFORMANCE	MMM. TO ON COME	WWW			
Input Offset Voltage	$V_{CM} = 0 V$		N.100	2	mV
	T <sub>MIN</sub> – T <sub>MAX</sub>			3.5	mV
Input Offset Voltage Match	MAN. TO ON COM. TW	WW		2.5	mV
Input Offset Voltage Drift	W.100 COM.1		4	27	μV/°C
Input Bias Current	WW. 100X.Com.TW		1.5	11	pA
	T <sub>MIN</sub> – T <sub>MAX</sub>		50		pA
Open-Loop Gain	$V_{OUT} = \pm 3 V$	89	92	1 COI	dB
NPUT CHARACTERISTICS	M. TIOOY. COM.TW				$M_{JJ,M}$
Common-Mode Input Impedance	NWW. TV	1	1000  2.3		GΩ  pF
Differential Input Impedance	I COM. In COM.		1000  1.7		GΩ  pF
Input Common-Mode Voltage Range	TW WW. TIOOY.				OM.L.
FET Input Range	TW WWW. ON COM	rW	-5.0 to $+2.2$		V
Common-Mode Rejection Ratio	$V_{CM} = -3 \text{ V to } +1.5 \text{ V}$	-89	-100	In	dB
OUTPUT CHARACTERISTICS	M. M. M. 1001.		111	1.700	aoM.
Output Voltage Swing	MAN OON CO.	±4.75	±4.95		V
Output Short-Circuit Current	CW.1, COL	VI.	40		mA
Capacitive Load Drive	30% overshoot, $G = +1$ , $V_{OUT} = 400 \text{ mV p-p}$	VI.J.A.	35		pF
POWER SUPPLY	Com MALL WAS CO	TW	414	-11	10 A . C.
Operating Range	COM. I	5		24	V C
Quiescent Current per Amplifier	W. 100x.	JAM.T.	3.3	3.5	mA
Power Supply Rejection Ratio	$V_S = \pm 2 V$	-90	-100		dB

WWW.100Y.COM.TW

Table 2.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	W.COM MWW.	ov.Co	W		
–3 dB Bandwidth	$G = +1, V_{OUT} = 0.2 \text{ V p-p}$	70	80		MHz
	$G = +2, V_{OUT} = 0.2 \text{ V p-p}$	100 J.	32		MHz
	$G = +2, V_{OUT} = 2 V p-p$	ON COM	21		MHz
Input Overdrive Recovery Time	-3 V to +3 V input	Jun - COJ	180		ns
Output Overdrive Recovery Time	-1.5 V to +1.5 V input, G = +2	100 Y.	200		ns
Slew Rate (25% to 75%)	$G = +2$ , $V_{OUT} = 4$ V step	55	70		V/µs
Settling Time to 0.1%	$G = +2$ , $V_{OUT} = 2$ V step	W.100 C	100		ns
NOISE/HARMONIC PERFORMANCE	WI 1003 - WI I'M	100 }	OMA		
Distortion	$f_C = 1 \text{ MHz}, V_{OUT} = 2 \text{ V p-p}$	M. M. OUX.			
Second Harmonic	R <sub>L</sub> = 500 Ω	MW.IO	-80		dBc
100 in TY	$R_L = 1 k\Omega$	100 X	-84		dBc
Third Harmonic	$R_L = 500 \Omega$	WW 100	-70		dBc
Third Harrisonic	$R_L = 360 \text{ M}$	TWW.IO	-80	N	dBc
Crosstalk, Output to Output	f = 1  MHz, G = +2	W 1 10	-86		dB
Input Voltage Noise	f = 100 kHz	WWW	11		nV/√Hz
Input Current Noise	f = 100 kHz	I.WW.	0.7	TX	fA/√Hz
DC PERFORMANCE	1 – 100 KHZ	-130	0.7	1 1	177/ 1712
Input Offset Voltage	V <sub>CM</sub> = 0 V	MW	100Y.	2.77	mV
input Onset voltage	T <sub>MIN</sub> - T <sub>MAX</sub>			3.5	mV
Input Offset Voltage Match	I MIN — I MAX			2.5	_mV
Input Offset Voltage Match	WWW. LOOY.CO. TW	MM		30	μV/°C
Input Bias Current	COM.	TXIV		10	μν/ C pA
input bias current	T <sub>MIN</sub> — T <sub>MAX</sub>		50	OM	•
Open-Loop Gain	$V_{OUT} = 0 \text{ V to } 3 \text{ V}$	87	92		pA dB
NPUT CHARACTERISTICS	V001 - 0 V to 3 V	07	92	CO	UB
Common-Mode Input Impedance		L .	1000  2.3	, cC	GΩ  pF
Differential Input Impedance	TW WWW. 100Y.Co	TW			
	MAN MAN TO COM	TIN	1000  1.7	V.C	GΩ  pF
Input Common-Mode Voltage Range	VIII WY TWIOD COL	1.7	0+-20 1.10	-7 (	V.
FET Input Range	10/4-25/	00	0 to 2.0	10 X .	
Common-Mode Rejection Ratio	V <sub>CM</sub> = 1.0 V to 2.5 V	-80	-100	i no	dB
OUTPUT CHARACTERISTICS	W110	0.161 1.03	0.04: 1.05	Ino	acon
Output Voltage Swing	$R_L = 1 \text{ k}\Omega$	0.16 to 4.83	0.04 to 4.95	100	V
Output Short-Circuit Current	COMPANY OF THE PROPERTY OF THE	COM	30		mA
Capacitive Load Drive	30% overshoot, G = +1, V <sub>OUT</sub> = 400 mV p-p	40M.1	25	N.Iu	pF
POWER SUPPLY	YOUTH WWW. 100X	.T.M.TW	Was	- N 1	00 x.
Operating Range	V.COM. WWW.	50		24	V C
Quiescent Current per Amplifier	COW:1	COM		3.5	mA
Power Supply Rejection Ratio	$V_S = \pm 1 \text{ V}$	-80	-100		dB

100Y.COM.TW

100Y.COM.T

WWW.100Y.

Table 3.

Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	O WIN	O. CO.	TW		
–3 dB Bandwidth	$G = +1, V_{OUT} = 0.2 \text{ V p-p}$	65	80		MHz
	$G = +2, V_{OUT} = 0.2 \text{ V p-p}$	007.	30		MHz
	$G = +2, V_{OUT} = 2 V p-p$	" UNA 'CO,	21		MHz
Input Overdrive Recovery Time	-13 V to +13 V input	7100 CC	100		ns
Output Overdrive Recovery Time	-6.5  V to  +6.5  V input, G = +2	V 100 J.	100		ns
Slew Rate (25% to 75%)	$G = +2$ , $V_{OUT} = 4 \text{ V step}$	55	80		V/µs
Settling Time to 0.1%	$G = +2$ , $V_{OUT} = 2 V$ step	W.Io	90		ns
OOY.C. TITTY WY	$G = +2, V_{OUT} = 10 \text{ V step}$	-11 N. 100 J.	225		ns
NOISE/HARMONIC PERFORMANCE	TON CO THE W	1003	TI		
Distortion	f <sub>C</sub> = 1 MHz, V <sub>оит</sub> = 2 V p-p	M.M.			
Second Harmonic	$R_L = 500 \Omega$	W.100	-80		dBc
	$R_L = 1 \text{ k}\Omega$	MM 10	<b>-82</b>		dBc
Third Harmonic	$R_L = 500 \Omega$	MW.L	-70		dBc
	$R_L = 1 \text{ k}\Omega$	WW.	<del>-82</del>		dBc
Crosstalk, Output to Output	f = 1 MHz, G = +2	WW.	-86		dB
Input Voltage Noise	f = 100 kHz	WWW	11.0V.CO		nV/√Hz
Input Current Noise	f = 100 kHz	TAX Y	0.7		fA/√Hz
DC PERFORMANCE	M. 1003.00 W.I.M.	N. Y.	100 x	VIIV	
Input Offset Voltage	$V_{CM} = 0 V$	WW	1	2	mV
W. 100 1 CONT.	T <sub>MIN</sub> — T <sub>MAX</sub>	-1		3.5	mV
Input Offset Voltage Match	NW TIOOY.COMITM			2.5	mV
Input Offset Voltage Drift	M.M. O.A. CO.	1	4	24	μV/°C
Input Bias Current	M. Too COM'	×T	2	12	pA
WWW. 100Y.Co.II.TW	T <sub>MIN</sub> – T <sub>MAX</sub>		50		pA
Open-Loop Gain	$V_{OUT} = \pm 8 V$	88	96		dB
NPUT CHARACTERISTICS	COM.	X	MW	A.CO.	TIN
Common-Mode Input Impedance	W. W. 1001.	7.1	1000  2.3		GΩ  pF
Differential Input Impedance	WALL TOOK CO.	Wy	1000  1.7		GΩ  pF
Input Common-Mode Voltage Range	MANA COL	T.V.	MW.		
FET Input Range	W. 100 r.	Wir	-12.0 to +9.0		V
Common-Mode Rejection Ratio	$V_{CM} = \pm 5 \text{ V}$	-92	-100		dB
OUTPUT CHARACTERISTICS	OV.C	J. TW	MM	Your	
Output Voltage Swing	11	±11.52	±11.84		ΛΟ//
Output Short-Circuit Current	17W W 100x.	WI.IV	60		mA
Capacitive Load Drive	30% overshoot, G = +1	COM	35		pF
OWER SUPPLY	W. Too.	COM	- XIX	MW.M	V.CO
Operating Range	TW WY 100	5		24	V
Quiescent Current per Amplifier	WWW.	M.Co.	3.3	3.5	mA
Power Supply Rejection Ratio	$V_S = \pm 2 V$	-85	-100		dB

WWW.100Y.COM.TW

# **ABSOLUTE MAXIMUM RATINGS**

Table 4.

Parameter	Rating
Supply Voltage	26.4 V
Power Dissipation	See Figure 5
Common-Mode Input Voltage	26.4 V
Differential Input Voltage	1.4 V
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +85°C
Lead Temperature (Soldering 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **MAXIMUM POWER DISSIPATION**

The maximum safe power dissipation in the AD8033/AD8034 packages is limited by the associated rise in junction temperature (T<sub>J</sub>) on the die. The plastic that encapsulates the die locally reaches the junction temperature. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8033/AD8034. Exceeding a junction temperature of 175°C for an extended period can result in changes in silicon devices, potentially causing failure.

The still-air thermal properties of the package and PCB  $(\theta_{JA})$ , ambient temperature  $(T_A)$ , and the total power dissipated in the package  $(P_D)$  determine the junction temperature of the die. The junction temperature can be calculated as

$$T_J = T_A + (P_D \times \theta_{JA})$$

 $P_{\rm D}$  is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins  $(V_s)$  times the quiescent current  $(I_s).$  Assuming the load  $(R_L)$  is referenced to midsupply, the total drive power is  $V_s/2 \times I_{\rm OUT},$  some of which is dissipated in the package and some in the load  $(V_{\rm OUT} \times I_{\rm OUT}).$  The difference between the total drive power and the load power is the drive power dissipated in the package

$$P_D = Quiescent Power + (Total Drive Power - Load Power)$$

$$P_D = [V_S \times I_S] + [(V_S/2) \times (V_{OUT}/R_L)] - [V_{OUT}^2/R_L]$$

RMS output voltages should be considered. If  $R_L$  is referenced to  $-V_s$ , as in single-supply operation, the total drive power is  $V_s \times I_{\text{OUT}}$ .

If the rms signal levels are indeterminate, consider the worst case, when  $V_{\text{OUT}} = V_\text{S}/4$  for  $R_\text{L}$  to midsupply

$$P_D = (V_S \times I_S) + (V_S/4)^2/R_L$$

In single-supply operation with  $R_L$  referenced to  $V_{S-}$ , worst case is  $V_{OUT} = V_S/2$ .




Figure 5. Maximum Power Dissipation vs. Ambient Temperature for a 4-Layer Board

Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces the  $\theta_{JA}$ . Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps as discussed in the Layout, Grounding, and Bypassing Considerations section.

Figure 5 shows the maximum power dissipation in the package vs. the ambient temperature for the 8-lead SOIC (125°C/W), 5-lead SC70 (210°C/W), and 8-lead SOT-23 (160°C/W) packages on a JEDEC standard 4-layer board.  $\theta_{IA}$  values are approximations.

### **OUTPUT SHORT CIRCUIT**

Shorting the output to ground or drawing excessive current for the AD8033/AD8034 will likely cause catastrophic failure.

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# TYPICAL PERFORMANCE CHARACTERISTICS

Default conditions:  $V_S = \pm 5$  V,  $C_L = 5$  pF,  $R_L = 1$  k $\Omega$ ,  $T_A = 25$ °C.




Figure 6. Small Signal Frequency Response for Various Gains




Figure 7. Small Signal Frequency Response for Various Supplies (See Figure 44)




Figure 8. Large Signal Frequency Response for Various Supplies (See Figure 44)




Figure 9. Frequency Response for Various Output Amplitudes (See Figure 45)




Figure 10. Small Signal Frequency Response for Various Supplies (See Figure 45)




Figure 11. Large Signal Frequency Response for Various Supplies (See Figure 45)




Figure 12. Small Signal Frequency Response for Various C<sub>L</sub> (See Figure 44)




Figure 13. Small Signal Frequency Response for Various C<sub>F</sub> (See Figure 45)




Figure 14. Output Impedance vs. Frequency (See Figure 47)




Figure 15. Small Signal Frequency Response for Various  $C_L$  (See Figure 45)




Figure 16. Small Signal Frequency Response for Various  $R_L$  (See Figure 45)




Figure 17. Open-Loop Response




Figure 18. Harmonic Distortion vs. Frequency for Various Loads (See Figure 45)




Figure 19. Harmonic Distortion vs. Frequency for Various Supply Voltages (See Figure 45)




Figure 20. Voltage Noise vs. Frequency




Figure 21. Harmonic Distortion vs. Frequency for Various Gains




Figure 22. Harmonic Distortion vs. Frequency for Various Amplitudes (See Figure 45),  $V_S = 24 \, V$ 





Figure 23. Percent Overshoot vs. Capacitive Load (See Figure 44)






Figure 25. Large Signal Transient Response (See Figure 44)




Figure 26. Output Overdrive Recovery (See Figure 46) WWW.100Y.COM.TW




Figure 27. Small Signal Transient Response ±5 V (See Figure 44)





Figure 28. Large Signal Transient Response (See Figure 45)



WWW.100Y.COM.TV Figure 29. Input Overdrive Recovery (See Figure 44)




Figure 30. Long-Term Settling Time




Figure 31. Ib vs. Temperature




Figure 32. Ib vs. Common-Mode Voltage Range




Figure 33. 0.1% Short-Term Settling Time




Figure 34. Quiescent Supply Current vs. Temperature for Various Supply Voltages




Figure 35. Input Offset Voltage vs. Common-Mode Voltage




Figure 36. CMRR vs. Frequency (See Figure 50)




Figure 37. Output Saturation Voltage vs. Load Current




Figure 38. PSRR vs. Frequency (See Figure 49 and Figure 51)




Figure 39. Open-Loop Gain vs. Output Voltage for Various RL




Figure 40. Crosstalk (See Figure 52)






Figure 41. Initial Offset



OX.COM.TW

Figure 42. G = +1 Response,  $V_S = \pm 5 V$ MMM.100A'COM



100Y.COM.TW

LOOY.COM.T

WWW.100Y.C

Figure 43. G = +2 Response,  $V_S = \pm 5$  V WWW.100Y.CO

# **TEST CIRCUITS**







Figure 44. G = +1








100X.COM.TW

WWW.100X

Figure 47. Output Impedance, G = +1



WWW.100Y.COM.TW Figure 48. Output Impedance, G = +2WWW.100Y.COM.





Figure 49. Negative PSRR



WWW.100Y.


WWW.100Y.COM.TW 1V p-p WWW.100Y.COM. <del>.</del>Ø-+V<sub>S</sub> AC WWW.100Y.COM 49.9Ω ⊒ -о Vонт AD8033/AD8034 10nF 1μF WWW.100Y -V<sub>S</sub>

100Y.COM.TW

WWW.100X.

WWW.100Y.C

Figure 51. Positive PSRR



WWW.100Y.COM.TW Figure 52. Crosstalk

### THEORY OF OPERATION

The incorporation of JFET devices into the Analog Devices high voltage XFCB process has enabled the ability to design the AD8033/AD8034. The AD8033/AD8034 are voltage feedback rail-to-rail output amplifiers with FET inputs and a bipolar-enhanced common-mode input range. The use of JFET devices in high speed amplifiers extends the application space into both the low input bias current and low distortion, high bandwidth areas.

Using N-channel JFETs and a folded cascade input topology, the common-mode input level operates from 0.2 V below the negative rail to within 3.0 V of the positive rail. Cascading of the input stage ensures low input bias current over the entire common-mode range as well as CMRR and PSRR specifications that are above 90 dB. Additionally, long-term settling issues that normally occur with high supply voltages are minimized as a result of the cascading.

# OUTPUT STAGE DRIVE AND CAPACITIVE LOAD DRIVE

The common emitter output stage adds rail-to-rail output performance and is compensated to drive 35 pF (30% overshoot at G=+1). Additional capacitance can be driven if a small snub resistor is put in series with the capacitive load, effectively decoupling the load from the output stage, as shown in Figure 12. The output stage can source and sink 20 mA of current within 500 mV of the supply rails and 1 mA within 100 mV of the supply rails.

### INPUT OVERDRIVE

An additional feature of the AD8033/AD8034 is a bipolar input pair that adds rail-to-rail common-mode input performance specifically for applications that cannot tolerate phase inversion problems.

Under normal common-mode operation, the bipolar input pair is kept reversed, maintaining  $I_b$  at less than 1 pA. When the input common-mode operation comes within 3.0 V of the positive supply rail, I1 turns off and I4 turns on, supplying tail current to the bipolar pair Q25 and Q27. With this configuration, the inputs can be driven beyond the positive supply rail without any phase inversion (see Figure 53).


As a result of entering the bipolar mode of operation, an offset and input bias current shift occurs (see Figure 32 and Figure 35). After re-entering the JFET common-mode range, the amplifier recovers in approximately 100 ns (refer to Figure 29 for input overload behavior). Above and below the supply rails, ESD protection diodes activate, resulting in an exponentially increasing input bias current. If the inputs are driven well beyond the rails, series input resistance should be included to limit the input bias current to <10 mA.

### **INPUT IMPEDANCE**

The input capacitance of the AD8033/AD8034 forms a pole with the feedback network, resulting in peaking and ringing in the overall response. The equivalent impedance of the feedback network should be kept small enough to ensure that the parasitic pole falls well beyond the  $-3~{\rm dB}$  bandwidth of the gain configuration being used. If larger impedance values are desired, the amplifier can be compensated by placing a small capacitor in parallel with the feedback resistor. Figure 13 shows the improvement in frequency response by including a small feedback capacitor with high feedback resistance values.

### THERMAL CONSIDERATIONS

Because the AD8034 operates at up to  $\pm 12$  V supplies in the small 8-lead SOT-23 package (160°C/W), power dissipation can easily exceed package limitations, resulting in permanent shifts in device characteristics and even failure. Likewise, high supply voltages can cause an increase in junction temperature even with light loads, resulting in an input bias current and offset drift penalty. The input bias current doubles for every 10°C shown in Figure 31. Refer to the Maximum Power Dissipation section for an estimation of die temperature based on load and supply voltage.



100Y.COM.TW

### LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS **BYPASSING**

Power supply pins are actually inputs, and care must be taken so that a noise-free stable dc voltage is applied. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering a majority of the noise. Decoupling schemes are designed to minimize the bypassing impedance at all frequencies with a parallel combination of capacitors. The chip capacitors, 0.01 µF or 0.001 µF (X7R or NPO), are critical and should be placed as close as possible to the amplifier package. Larger chip capacitors, such as the 0.1 µF capacitor, can be shared among a few closely spaced active components in the same signal path. The 10 μF tantalum capacitor is less critical for high frequency bypassing, and in most cases, only one per board is needed at the supply inputs.

### GROUNDING

A ground plane layer is important in densely packed PCBs to spread the current, thereby minimizing parasitic inductances. However, an understanding of where the current flows in a circuit is critical to implementing effective high speed circuit design. The length of the current path is directly proportional to the magnitude of the parasitic inductances and, thus, the high frequency impedance of the path. High speed currents in an inductive ground return create unwanted voltage noise. The length of the high frequency bypass capacitor leads is most critical. A parasitic inductance in the bypass grounding works against the low impedance created by the bypass capacitor. Place the ground leads of the bypass capacitors at the same physical location.

Because load currents flow from the supplies as well, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For the larger value capacitors that are intended to be effective at lower frequencies, the current return path distance is less critical.

### **LEAKAGE CURRENTS**

Poor PCB layout, contaminants, and the board insulator material can create leakage currents that are much larger than the input bias currents of the AD8033/AD8034. Any voltage differential between the inputs and nearby runs set up leakage currents through the PCB insulator, for example, 1 V/100 G $\Omega$  = 10 pA. Similarly, any contaminants on the board can create significant leakage (skin oils are a common problem). To significantly reduce leakages, put a guard ring (shield) around the inputs and input leads that is driven to the same voltage potential as the inputs. This way there is no voltage potential between the inputs and surrounding area to set up any leakage currents. For the guard ring to be completely effective, it must be driven by a relatively low impedance source and should completely surround the input leads on all sides, above, and below using a multilayer board.

Another effect that can cause leakage currents is the charge absorption of the insulator material itself. Minimizing the amount of material between the input leads and the guard ring helps to reduce the absorption. In addition, low absorption materials such as Teflon® or ceramic may be necessary in some instances.

### INPUT CAPACITANCE

Along with bypassing and ground, high speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. A few pF of capacitance reduces the input impedance at high frequencies, in turn it increases the gain of the amplifier and can cause peaking of the overall frequency response or even oscillations if severe enough. It is recommended that the external passive components that are connected to the input pins be placed as close as possible to the inputs to avoid parasitic capacitance. The ground and power planes must be kept at a distance of at least 0.05 mm from the input pins on all layers of the board.

# APPLICATIONS INFORMATION HIGH SPEED PEAK DETECTOR

The low input bias current and high bandwidth of the AD8033/ AD8034 make the parts ideal for a fast settling, low leakage peak detector. The classic fast-low leakage topology with a diode in the output is limited to  $\sim 1.4~V$  p-p maximum in the case of the AD8033/AD8034 because of the protection diodes across the inputs, as shown in Figure 54.




Figure 54. High Speed Peak Detector with Limited Input Range

Using the AD8033/AD8034, a unity gain peak detector can be constructed that captures a 300 ns pulse while still taking advantage of the low input bias current and wide commonmode input range of the AD8033/AD8034, as shown in Figure 55.

Using two amplifiers, the difference between the peak and the current input level is forced across R2 instead of either amplifier's input pins. In the event of a rising pulse, the first amplifier compensates for the drop across D2 and D3, forcing the voltage at Node 3 equal to Node 1. D1 is off and the voltage drop across R2 is zero. Capacitor C3 speeds up the loop by providing the charge required by the input capacitance of the first amplifier, helping to maintain a minimal voltage drop across R2 in the sampling mode. A negative going edge results in D2 and D3 turning off and D1 turning on, closing the loop around the first amplifier and forcing  $V_{\rm OUT}-V_{\rm IN}$  across R2. R4 makes the voltage across D2 zero, minimizing leakage current and kickback from D3 from affecting the voltage across C2.

The rate of the incoming edge must be limited so that the output of the first amplifier does not overshoot the peak value of  $V_{\rm IN}$  before the output of the second amplifier can provide negative feedback at the summing junction of the first amplifier. This is accomplished with the combination of R1 and C1, which allows the voltage at Node 1 to settle to 0.1% of  $V_{\rm IN}$  in 270 ns. The selection of C2 and R3 is made by considering droop rate, settling time, and kickback. R3 prevents overshoot from occurring at Node 3. The time constants of R1, C1 and R3, C2 are roughly equal to achieve the best performance. Slower time constants can be selected by increasing C2 to minimize droop rate and kickback at the cost of increased settling time. R1 and C1 should also be increased to match, reducing the incoming pulse's effect on kickback.




Figure 55. High Speed, Unity Gain Peak Detector Using AD8034




Figure 56. Peak Detector Response 4 V, 300 ns Pulse

Figure 56 shows the peak detector in Figure 55 capturing a 300 ns, 4 V pulse with 10 mV of kickback and a droop rate of 5 V/s. For larger peak-to-peak pulses, increase the time constants of R1, C1 and R3, C3 to reduce overshoot. The best droop rate occurs by isolating parasitic resistances from Node 3, which can be accomplished using a guard band connected to the output of the second amplifier that surrounds its summing junction (Node 3).

Increasing both time constants by a factor of 3 permits a larger peak pulse to be captured and increases the output accuracy.




Figure 57. Peak Detector Response 5 V, 1 µs Pulse


Figure 57 shows a 5 V peak pulse being captured in 1  $\mu$ s with less than 1 mV of kickback. With this selection of time constants, up to a 20 V peak pulse can be captured with no overshoot.

#### **ACTIVE FILTERS**

The response of an active filter varies greatly depending on the performance of the active device. Open-loop bandwidth and gain, along with the order of the filter, determines the stop-band attenuation as well as the maximum cutoff frequency, while input capacitance can set a limit on which passive components are used. Topologies for active filters are varied, and some are more dependent on the performance of the active device than others are.

The Sallen-Key topology is the least dependent on the active device, requiring that the bandwidth be flat to beyond the stop-band frequency because it is used simply as a gain block. In the case of high Q filter stages, the peaking must not exceed the open-loop bandwidth and the linear input range of the amplifier.

Using an AD8033/AD8034, a 4-pole cascaded Sallen-Key filter can be constructed with  $f_{\rm C}=1$  MHz and over 80 dB of stop-band attenuation, as shown in Figure 58.






Figure 58. 4-Pole Cascade Sallen-Key Filter

Component values are selected using a normalized cascaded, 2-stage Butterworth filter table and Sallen-Key 2-pole active filter equations. The overall frequency response is shown in Figure 59.




Figure 59. 4-Pole Cascade Sallen-Key Filter Response

When selecting components, the common-mode input capacitance must be taken into consideration.

Filter cutoff frequencies can be increased beyond 1 MHz using the AD8033/AD8034 but limited open-loop gain and input impedance begin to interfere with the higher Q stages. This can cause early roll-off of the overall response.

Additionally, the stop-band attenuation decreases with decreasing open-loop gain.

Keeping these limitations in mind, a 2-pole Sallen-Key Butterworth filter with  $f_C = 4$  MHz can be constructed that has a relatively low Q of 0.707 while still maintaining 15 dB of attenuation an octave above  $f_C$  and 35 dB of stop-band attenuation. The filter and response are shown in Figure 60 and Figure 61, respectively.




Figure 60. 2-Pole Butterworth Active Filter




Figure 61. 2-Pole Butterworth Active Filter Response

### WIDEBAND PHOTODIODE PREAMP

Figure 62 shows an I/V converter with an electrical model of a photodiode.

The basic transfer function is

$$V_{OUT} = \frac{I_{PHOTO} \times R_F}{1 + sC_F R_F}$$

where  $I_{PHOTO}$  is the output current of the photodiode, and the parallel combination of  $R_F$  and  $C_F$  sets the signal bandwidth.




Figure 62. Wideband Photodiode Preamp

The stable bandwidth attainable with this preamp is a function of  $R_F$ , the gain bandwidth product of the amplifier, and the total capacitance at the summing junction of the amplifier, including  $C_S$  and the amplifier input capacitance.  $R_F$  and the total capacitance produce a pole in the loop transmission of the amplifier that can result in peaking and instability. Adding  $C_F$  creates a zero in the loop transmission that compensates for the effect of the pole and reduces the signal bandwidth. It can be shown that the signal bandwidth resulting in a 45° phase margin ( $f_{(45)}$ ) is defined by the expression

$$f_{(45)} = \sqrt{\frac{f_{CR}}{2\pi \times R_F \times C_S}}$$

where:

 $f_{CR}$  is the amplifier crossover frequency.

 $R_F$  is the feedback resistor.

 $C_S$  is the total capacitance at the amplifier summing junction (amplifier + photodiode + board parasitics).

The value of C<sub>F</sub> that produces f<sub>(45)</sub> is

$$C_F = \sqrt{\frac{C_S}{2\pi \times R_F \times f_{CR}}}$$

The frequency response in this case shows about 2 dB of peaking and 15% overshoot. Doubling C<sub>F</sub> and cutting the bandwidth in half results in a flat frequency response, with about 5% transient overshoot.

The output noise over frequency of the preamp is shown in Figure 63.

The pole in the loop transmission translates to a zero in the noise gain of the amplifier, leading to an amplification of the input voltage noise over frequency. The loop transmission zero introduced by  $C_F$  limits the amplification. The bandwidth of the noise gain extends past the preamp signal bandwidth and is eventually rolled off by the decreasing loop gain of the amplifier.

Keeping the input terminal impedances matched is recommended to eliminate common-mode noise peaking effects that add to the output noise.

Integrating the square of the output voltage noise spectral density over frequency and then taking the square root results in the total rms output noise of the preamp.





Figure 63. Photodiode Voltage Noise Contributions

012407-A


# **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MS-012-AA**


CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 64. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)



### **COMPLIANT TO JEDEC STANDARDS MO-203-AA**

Figure 65. 5-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-5) Dimensions shown in millimeters



### COMPLIANT TO JEDEC STANDARDS MO-178-BA

Figure 66. 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
AD8033AR	-40°C to +85°C	8-Lead SOIC_N	R-8	N
AD8033AR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8033AR-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8	N. Carlotte
AD8033ARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	TW.
AD8033ARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	, 1 ·
AD8033ARZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	CLA
AD8033AKS-R2	-40°C to +85°C	5-Lead SC70	KS-5	НЗВ
AD8033AKS-REEL	-40°C to +85°C	5-Lead SC70	KS-5	НЗВ
AD8033AKS-REEL7	-40°C to +85°C	5-Lead SC70	KS-5	НЗВ
AD8033AKSZ-R21	-40°C to +85°C	5-Lead SC70	KS-5	H3C
AD8033AKSZ-REEL <sup>1</sup>	-40°C to +85°C	5-Lead SC70	KS-5	H3C
AD8033AKSZ-REEL7 <sup>1</sup>	-40°C to +85°C	5-Lead SC70	KS-5	H3C
AD8034AR	-40°C to +85°C	8-Lead SOIC_N	R-8	TW
AD8034AR-REEL7	-40°C to +85°C	8-Lead SOIC_N	R-8	COM
AD8034AR-REEL	-40°C to +85°C	8-Lead SOIC_N	R-8	COMPL
AD8034ARZ <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	Y.C. TIN
AD8034ARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	N.COM
AD8034ARZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOIC_N	R-8	COM
AD8034ART-R2	-40°C to +85°C	8-Lead SOT-23	RJ-8	HZA
AD8034ART-REEL	-40°C to +85°C	8-Lead SOT-23	RJ-8	HZA
AD8034ART-REEL7	-40°C to +85°C	8-Lead SOT-23	RJ-8	HZA
AD8034ARTZ-R21	-40°C to +85°C	8-Lead SOT-23	RJ-8	HZA#
AD8034ARTZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead SOT-23	RJ-8	HZA#
AD8034ARTZ-REEL7 <sup>1</sup>	-40°C to +85°C	8-Lead SOT-23	RJ-8	HZA#
AD8034CHIPS	MY.CO TY	DIE	VIII MA	100Y. OM.TV

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked. WWW.100Y.COM.TW WWW.100Y.C

WWW.100Y.COM.TW

WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 NWW.100Y.COM.TW Http://www. 100y. com. tw



100Y.COM.TW

TOOX'COM'LA