# ANALOG DEVICES

# Precision, Dual-Channel, JFET Input, Rail-to-Rail Instrumentation Amplifier

# AD8224

### **FEATURES**

### FUNCTIONAL BLOCK DIAGRAM

Two channels in a small 4 mm × 4 mm LFCSP
Custom LFCSP package with hidden paddle
Permits routing and vias underneath package
Allows full bias current performance
Low input currents
10 pA maximum input bias current (B Grade)
0.6 pA maximum input offset current (B Grade)
High CMRR
100 dB CMRR (minimum), G = 10 (B Grade)
90 dB CMRR (minimum) to 10 kHz, G = 10 (B Grade)
Excellent ac specifications and low power
1.5 MHz bandwidth (G = 1)
14 nV/√Hz input noise (1 kHz)
Slew rate: 2 V/µs
750 µA quiescent current per amplifier
Versatility
Rail-to-rail output
Input voltage range to below negative supply rail
4 kV ESD protection
4.5 V to 36 V single supply
±2.25 V to ±18 V dual supply
Gain set with single resistor (G = 1 to 1000)

### **APPLICATIONS**

Medical instrumentation Precision data acquisition Transducer interfaces Differential drives for high resolution input ADCs Remote sensors

### **GENERAL DESCRIPTION**


The AD8224 is the first single-supply, JFET input instrumentation amplifier available in the space-saving 16-lead, 4 mm  $\times$  4 mm LFCSP. It requires the same board area as a typical single instrumentation amplifier yet doubles the channel density and offers a lower cost per channel without compromising performance.

Designed to meet the needs of high performance, portable instrumentation, the AD8224 has a minimum common-mode rejection ratio (CMRR) of 86 dB at dc and a minimum CMRR of 80 dB at 10 kHz for G = 1. Maximum input bias current is 10 pA and typically remains below 300 pA over the entire industrial temperature range. Despite the JFET inputs, the AD8224 typically has a noise corner of only 10 Hz.

With the proliferation of mixed-signal processing, the number of power supplies required in each system has grown. Designed

#### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change withhout notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



#### Table 1. In Amps and Difference Amplifiers by Category

High Perform	Low Cost	High Voltage	Mil Grade	Low Power	Digital Gain
AD82201	AD85531	AD628	AD620	AD6271	AD82311
AD8221	AD6231	AD629	AD621	WTT	AD8250
AD8222		WW.IV	AD524	Mr.	AD8251
		1.1	AD526	M.L	AD85551
	-	NN VI	AD624	T	AD85561
	<b>K</b> 1	WW		CON.	AD85571

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

to alleviate this problem, the AD8224 can operate on a ±18 V dual supply, as well as on a single +5 V supply. The device's rail-to-rail output stage maximizes dynamic range on the low voltage supplies common in portable applications. Its ability to run on a single 5 V supply eliminates the need for higher voltage, dual supplies. The AD8224 draws 750  $\mu$ A of quiescent current per amplifier, making it ideal for battery powered devices.

In addition, the AD8224 can be configured as a single-channel, differential output, instrumentation amplifier. Differential outputs provide high noise immunity, which can be useful when the output signal must travel through a noisy environment, such as with remote sensors. The configuration can also be used to drive differential input ADCs. For a single-channel version, use the AD8220.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2007-2010 Analog Devices, Inc. All rights reserved.

### **TABLE OF CONTENTS**

TABLE OF CONTENTS	N	WWW.100
Features	1	Layout
Applications	1	Solder Wa
Functional Block Diagram	1	Input Bias
General Description	1	Input Prot
Revision History	2	RF Interfe
Specifications	3	Common-
Absolute Maximum Ratings	9	Applications
Thermal Resistance	9	Driving ar
ESD Caution	9	Differentia
Pin Configuration and Function Descriptions	10	Driving a
Typical Performance Characteristics		Driving C
Theory of Operation	20	Outline Dim
Gain Selection	20	Ordering
Reference Terminal		
REVISION HISTORY		
		Changes to 7

OY.COM.TW

100X.CO

# REVISION HISTORY

5/10—Rev. A to Rev. B	
Changes to Features Section	
Added Table 10	9
Changes to Figure 3 and Table 11	
Added Hidden Paddle Package Section and Exposed	Paddle
Package Section and Figure 58	21
Updated Outline Dimensions	
Changes to Ordering Guide	
4/07—Rev. 0 to Rev. A	
Changes to Features Ceneral Description and Figure	<u>1</u>

# 4/07—Rev. 0 to Rev. A

Changes to Features, General Description, and Figure 1	1
Changes to Table 2	3
Changes to Table 3 and Table 4	5
Changes to Table 5	6

WW.100Y.COM.TW	
Layout	21
Solder Wash	22
Input Bias Current Return Path	22
Input Protection	
RF Interference	
Common-Mode Input Voltage Range	
Applications Information	
Driving an ADC	
Differential Output	
Driving a Differential Input ADC	25
Driving Cabling	
Outline Dimensions	
Ordering Guide	

100Y.COM.TW

TUDX.COM.TV

WWW.100Y.C

	Changes to Table 6 and Table 7	8
	Changes to Figure 2	9
9	Changes to Figure 3	10
10	Inserted Figure 4, Figure 5, and Figure 6; Renumbered	
N/A	Sequentially	11
21	Changes to Figure 7	11
26	Changes to Figure 20 and Figure 21	13
27	Changes to Figure 28	15
	Changes to Theory of Operation and Figure 55	20
	Changes to Ordering Guide	
1	WW.In COM.	
3	1/07—Revision 0: Initial Version	
5		
6		

1/07—Revision 0: Initial Version WWW.100Y.CO WWW WWW.100Y.COM.TW

### **SPECIFICATIONS**

 $V_{S+} = +15 V$ ,  $V_{S-} = -15 V$ ,  $V_{REF} = 0 V$ ,  $T_A = 25^{\circ}C$ , G = 1,  $R_L = 2 k\Omega^1$ , unless otherwise noted. Table 2 displays the specifications for an individual instrumentation amplifier configured for a single-ended output or dual instrumentation amplifiers configured for differential outputs as shown in Figure 63.

NW WW	N.CO.	A Grade			TI			
Parameter	Test Conditions	Min	Тур	Max	Min	B Grad	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)	COM-		WW	.100	ONL.			
CMRR DC to 60 Hz with 1 k $\Omega$ Source Imbalance	$V_{CM} = \pm 10 V$	N			COM			
G = 1	N.100 COM.1	78			86			dB
G = 10	100Y. 0	94			100			dB
G = 100	M. M. COM	94			100			dB
G = 1000	WW.10° COM	94			100			dB
CMRR at 10 kHz	V <sub>CM</sub> = ±10 V	1.1						
G=11.00	1007.00	74			80			dB
G = 10	WWW.LOOV.CO	84			90			dB
G = 100	W.100 - C	84			90			dB
G = 1000	WW 100Y.C	84			90			dB
NOISE	RTI noise = $\sqrt{(e_{ni}^2 + (e_{no}/G)^2)}$	COM.	W	AM.	W.100	N.CO	M.T.W	
Voltage Noise, 1 kHz	W 100X	Mon			.W.1			r.
Input Voltage Noise, e <sub>ni</sub>	$V_{IN}+, V_{IN}-=0 V$	1.001	14			14	17	nV/√H:
Output Voltage Noise, eno	$V_{IN}+, V_{IN}-=0 V$	V.CON	90		NW.	90	100	onV/√H
RTI, 0.1 Hz to 10 Hz	W .10				WW			
G=1	WW	01.00	5			5		μV p-p
G = 1000	WWW.	N.C	0.8		WW	0.8		μV p-p
Current Noise	f = 1 kHz		<b>0</b>		VV	1		fA/√Hz
VOLTAGE OFFSET	$RTI V_{OS} = (V_{OSI}) + (V_{OSO}/G)$	1001	.COM.	TW	W	WW.10	NOY.COT	WT.W
Input Offset, V <sub>osi</sub>	WIR W	1.10-		300	1		175	μV
Average TC	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	W.100		10			5	μV/°C
Output Offset, Voso	IN WY	10		1200	-		800	μV
Average TC	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	111		10			5	μV/°C
Offset RTI vs. Supply (PSR)	$V_s = \pm 5 V$ to $\pm 15 V$	WW.			S			COM
G = 1	MIN	86			86			dB
G = 10	WIN	96			100			dB
G = 100	JONI. TW	96			100			dB
G = 1000	CONFIL	96	W.100	COM	100		WW.IU	dB
INPUT CURRENT (PER CHANNEL)	M.TW				LT.			QU 1.
Input Bias Current	VTN VO.	W		25	WT.		10	рА
Over Temperature <sup>3</sup>	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		300		WT	300		рА
Input Offset Current	CONTIN			2	W		0.6	рА
Over Temperature <sup>3</sup>	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		5	1001.0	T	5	N.	рА
REFERENCE INPUT	NT. TUS		WWW			W		100
Rin	LUV T COM.		40	1.10	COM	40	NT.	kΩ
lin	$V_{IN}+$ , $V_{IN}-=0$ V			70	COM		70	μA
Voltage Range	TINOY.CO.	-Vs	WW	+Vs	-Vs	NT.N	+Vs	V
Gain to Output	N.L. LOOY.COM	N7	1 ± 0.0001		N.COr	1 ± 0.0001		V/V

Table 2. Individual Amplifier in Single-Ended Configuration or Dual Amplifiers in Differential Output Configuration<sup>2</sup>,  $V_8 = \pm 15 \text{ V}$ 

WWW.100Y.C

W T 10	D. M.I.	A Grade			B Grade				
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Мах	Unit	
GAIN	$G = 1 + (49.4 \text{ k}\Omega/\text{R}_{G})$	W.	NN.	N.CU	W				
Gain Range	1001. CONT.	1		1000	1		1000	V/V	
Gain Error	$V_{OUT} = \pm 10 V$	V			M.TV				
G = 1	WT. NO.Y.COM	-		0.06	T		0.04	%	
G = 10	WILL CONT	-		0.3	COMP		0.2	%	
G = 100	100X. ONI.TV			0.3	COM		0.2	%	
G = 1000	M. M. CONT	N		0.3	M		0.2	%	
Gain Nonlinearity	$V_{OUT} = -10 V \text{ to } +10 V$	NZ-			V.COM				
G = 1	$R_L = 10 k\Omega$		8	15	100	8	15	ppm	
G = 10	$R_L = 10 k\Omega$	TN	5	10	01.0	5	10	ppm	
G = 100	$R_L = 10 k\Omega$	Wn	15	25	MY.CU	15	25	ppm	
G = 1000	$R_L = 10 k\Omega$	1.1	100	150	A C	100	150	ppm	
G = 1	$R_L = 2 k\Omega$	M.T.W	15	20	1001.0	15	20	ppm	
G = 10	$R_L = 2 k\Omega$	WT	12	20	.100Y.	12	20	ppm	
G = 100	$R_L = 2 k\Omega$	OVI	35	50	N.LO	35	50	ppm	
G=1000	$R_L = 2 k\Omega$	-M.T	180	250	W.100 .	180	250	ppm	
Gain vs. Temperature	NOV. 100Y.				100			P P · · ·	
G = 1	WWW.Look	COM	3	10 🚿	NN.	2	5	ppm/°C	
G > 10	W.100	COM		-50	WW.IU		-50	ppm/°C	
INPUT	WW 100		1.1			001.	-ON-	- In In	
Impedance (Pin to Ground) <sup>4</sup>	WWW.	N.COr	104  5		NN II	104  5		GΩ∥pF	
Input Operating Voltage Range <sup>5</sup>	$V_s = \pm 2.25 V$ to $\pm 18 V$ for dual supplies	-Vs-0.1	M.T	$+V_s-2$	-Vs-0.1	100X	+V <sub>5</sub> - 2	V	
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	$-V_{s} - 0.1$		+Vs - 2.1	$-V_{s} - 0.1$		+Vs - 2.1	V	
OUTPUT	WWW III		0	W	WW	N	N.COX	WT.	
Output Swing	$R_L = 2 k\Omega$	-14.25		+14.25	-14.25		+14.25	V	
Over Temperature	$T = -40^{\circ}C$ to $+85^{\circ}C$	-14.3		+14.1	-14.3		+14.1	V	
Output Swing	$R_L = 10 k\Omega$	-14.7		+14.7	-14.7 🕥		+14.7	V	
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	-14.6		+14.6	-14.6		+14.6	v	
Short-Circuit Current	M.TW W	W.10	15			15		mA	
POWER SUPPLY (PER AMPLIFIER)	N WILL		NOX.C	WT.M.		M.M.	A 1001.	Mo	
Operating Range	COMPT N	±2.256		±18	±2.25 <sup>6</sup>		±18	v	
Quiescent Current	ON.TY	W	750	800		750	800	μΑΟΝ	
Over Temperature	T = -40°C to +85°C	A.M.	850	900		850	900	μA	
TEMPERATURE RANGE	VTON TO	NWV		CONT.	W	N .	Q1 11	N.00	
For Specified Performance	COM.1	-40		+85	-40		+85	°C	
Operational <sup>7</sup>	MT.M.	-40		+125	-40		+125	°C	

<sup>3</sup> Refer to Figure 14 and Figure 15 for the relationship between input current and temperature.

 $^{4}$  Differential and common-mode input impedance can be calculated from the pin impedance:  $Z_{DIFF} = 2(Z_{PIN}); Z_{CM} = Z_{PIN}/2.$ 

WW.100Y.COM.T <sup>5</sup> The AD8224 can operate up to a diode drop below the negative supply; however, the bias current increases sharply. The input voltage range reflects the maximum allowable voltage where the input bias current is within the specification.

<sup>6</sup> At this supply voltage, ensure that the input common-mode voltage is within the input voltage range specification.

<sup>7</sup> The AD8224 is characterized from -40°C to +125°C. See the Typical Performance Characteristics section for expected operation in this temperature range. WWW.100Y.COM WWW.100Y.COM

 $V_{S}$ + = +15 V,  $V_{S}$ - = -15 V,  $V_{REF}$  = 0 V,  $T_{A}$  = 25°C, G = 1,  $R_{L}$  = 2 k $\Omega^{1}$ , unless otherwise noted. Table 3 displays the specifications for the dynamic performance of each individual instrumentation amplifier.

NIT WILLI	N.TY	A Grad	e	1.1	B Grad	e	
Parameter	Conditions	Min Typ	Max	Min	Тур	Max	Unit
DYNAMIC RESPONSE	.ro. COM.	WWW.	S.V.C	Una mi	N		
Small Signal Bandwidth –3 dB	V1001. OM.TY	W		-DW.1			
G = 1	NTN YOUY	1500		I.M.	1500		kHz
G = 10	W.In COMP.	800		COM	800		kHz
G = 100	W.1001. COM.I.	120		COM	120		kHz
G =1000	1002.00	14			14		kHz
Settling Time 0.01%	$\Delta V_0 = \pm 10 \text{ V step}$	W W		N.COr			
G = 1	W.100 L COM	5			5		μs
G = 10	NW 100X.00	4.3		001.	4.3		μs
G = 100	WWW.Loov.COn	8.1		ANY.C	8.1		μs
G =1000	W.100 - CO	58			58		μs
Settling Time 0.001%	$\Delta V_0 = \pm 10 \text{ V step}$	M.TW		1001.			
G = 1	WWW. ONY.C'	6		Yoon	6		μs
G = 10	WW.IW	4.6		1.10	4.6		μs
G = 100	W	9.6		W.100	9.6		μs
G =1000	WW TOOX	74		10	74		μs
Slew Rate	WWW.Lo	CONT TW		NW.			
G = 1 to 100	W.100	2		.WW.	2		V/μs

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 k $\Omega$ .  $V_{S}$ + = +15 V,  $V_{S}$ - = -15 V,  $V_{REF}$  = 0 V,  $T_{A}$  = 25°C, G = 1,  $R_{L}$  = 2 k $\Omega^{1}$ , unless otherwise noted. Table 4 displays the specifications for the dynamic performance of both amplifiers when used in the differential output configuration shown in Figure 63.

MAN. TO INT COM	WIN	N	A Grade	N.	VV	B Grade	N.Cor	WT .
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC RESPONSE	W Th	100	Mo	I.M.	N		JU 1.	M.L.
Small Signal Bandwidth –3 dB	W W	N.V.			V			TA
G = 1	DW.	I.WW.I	1500			1500		kHz
G = 10	MIN V		800			800		kHz
G = 100	W	W WWW	120		I	120		kHz
G=1000	CON. 1	WW	14		I	14		kHz
Settling Time 0.01%	$\Delta V_0 = \pm 10 \text{ V step}$							CO
G = 1	V.C.	WW	5		N N	5		μs
G = 10	T CON.	ALC: N	4.3		IV	4.3		μs
G = 100	M.TW		8.1			8.1		μs
G =1000	WT.	W	58		NT.	58		μs
Settling Time 0.001%	$\Delta V_0 = \pm 10 \text{ V step}$	-			W			Yool
G = 1	1001 001.1		6		M. 1	6		μs
G = 10	100 <sup>1</sup> .001	1	4.6		MT.IM	4.6		μs
G = 100	N.COM. TW		9.6			9.6		μs
G =1000	W.100 COM.1	X	74		OM.	74		μs
Slew Rate	WILLOY.COM.T				COM.			V.1
G = 1 to 100	W. Joy.Com	2				2		V/µs

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ. <sup>2</sup> Refers to the differential configuration shown in Figure 63.

 $V_s + = 5 V$ ,  $V_{s-} = 0 V$ ,  $V_{REF} = 2.5 V$ ,  $T_A = 25^{\circ}C$ , G = 1,  $R_L = 2 k\Omega^1$ , unless otherwise noted. Table 5 displays the specifications for an individual instrumentation amplifier configured for a single-ended output or dual instrumentation amplifiers configured for differential outputs as shown in Figure 63.

Table 5. Individual Amplifier in Single-Ended Configuration or Dual Amplifiers in Differential Output Configuration<sup>2</sup>, V<sub>8</sub> =+5 V

Parameter	Test Conditions	Min	A Grad	de Max	Min	B Gra	de Max	Unit
	Test Conditions	wiin	Тур	IVIdX	MIN	Тур	Max	Unit
COMMON-MODE REJECTION RATIO (CMRR)	N 04-25V				·M·			
CMRR DC to 60 Hz with	$V_{CM} = 0$ to 2.5 V	-						
1 k $\Omega$ Source Imbalance	N.10° CONL	70			CON			-10
G = 1	W1001. COM.1	78			86			dB
G = 10	TW. COLUTY	94			100			dB
G = 100	NW.100 COM.	94			100			dB
G = 1000	TI 100Y. OM.TV	94			100			dB
CMRR at 10 kHz	WW. ONY.COM	N			OY.C			
G = 1	W.IV COM.	74			80			dB
G = 10	N W 100Y.0	84			90			dB
G = 100	WWW.Le ov.COm	84			90			dB
G = 1000	W.100 CON	84			90			dB
NOISE	RTI noise = $\sqrt{(e_{ni}^2 + (e_{no}/G)^2)}$	NTV.			201 10		M.T.W	
Voltage Noise, 1 kHz	$V_{\rm S} = \pm 2.5  \rm V$							
Input Voltage Noise, eni	$V_{IN}+, V_{IN}-=0V, V_{REF}=0V$	M.L	14		N.1	14	17	nV/√Hz
Output Voltage Noise, en	$V_{IN+}, V_{IN-} = 0 V, V_{REF} = 0 V$ $V_{IN+}, V_{IN-} = 0 V, V_{REF} = 0 V$		90		1	90	100	nV/√Hz
	VINT, VIN UV, VKEF UV	0.11.	50		$N_{N}$		100	
RTI, 0.1 Hz to 10 Hz	W 1001.0	Mo	1		N	<u>1</u> 00 -		
G = 1	WWWWWWWW		5			5		μV р-р
G = 1000	WW.100	$cO_{L}$	0.8		W	0.8		μV p-p
Current Noise	f = 1 kHz		1			1 100	Ma	fA/√Hz
OLTAGE OFFSET	$RTI V_{OS} = (V_{OSI}) + (V_{OSO}/G)$	V.CU			NN			WT
Input Offset, Vosi	W.IU			300			250	μV
Average TC	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	01.0		10			5	μV/°C
Output Offset, Voso	WWW.L			1200	1		800	μV
Average TC	$T = -40^{\circ}C$ to $+85^{\circ}C$	00 **		10			5	μV/°C
Offset RTI vs. Supply (PSR)	WWW WT	1001			1			T.M
G=1	L. WWW	86			86			dB
G = 10	M.T.M	96			100			dB
G = 100	WW WT	96			100			dB
G = 1000	OM	96			100			dB
	TH NY	90	001.	- ONE-TY	100		10	UD
INPUT CURRENT (PER CHANNEL)	W WT	111			N		10	
Input Bias Current	-0M-1	WW	Joo	25	-		10	pA
Over Temperature <sup>3</sup>	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		300			300		рА
Input Offset Current	COMP.	WWW		2 01	W		0.6	рА
Over Temperature <sup>3</sup>	$T = -40^{\circ}C \text{ to } +85^{\circ}C$		5	COM		5	War	рА
REFERENCE INPUT	N.CO. TR	A.A.			LTV			U 100 Y.
Rin	N.COM.	-NV	40		177	40		kΩ
I <sub>N</sub>	$V_{IN}+, V_{IN}-=0 V$			70	M.		70	μA
Voltage Range	WT	-Vs		+Vs	-Vs		+Vs	V 100
Gain to Output	IN COMPT	-	1±		OM.	1 ±		V/V
	1001. and I'v		0.0001		Mo	0.0001		.W.10

	OM.I.	N.10	A Grade		B Grade			
Parameter	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
GAIN	$G = 1 + (49.4 \text{ k}\Omega/\text{R}_{G})$	Mr.			N			
Gain Range	COMPT	JW		1000	1		1000	V/V
Gain Error	N. WI.M.							
COG=1	V <sub>OUT</sub> = 0.3 V to 2.9 V	NNN		0.06	W		0.04	%
G = 10	$V_{OUT} = 0.3 V \text{ to } 3.8 V$			0.3	T		0.2	%
G = 100	$V_{OUT} = 0.3 V \text{ to } 3.8 V$	AL		0.3	1.1.1		0.2	%
G = 1000	$V_{OUT} = 0.3 V \text{ to } 3.8 V$	W		0.3	17.		0.2	%
Nonlinearity	$V_{\text{OUT}} = 0.3$ V to 2.9 V for $G = 1$				N1			
	$V_{\text{OUT}} = 0.3$ V to 3.8 V for $G > 1$				N.			
G = 1	$R_L = 10 \ k\Omega$		35	50		35	50	ppm
G = 10	$R_L = 10 \ k\Omega$		35	50	ON.	35	50	ppm
G = 100	$R_L = 10 \ k\Omega$		50	75	CON	50	75	ppm
G = 1000	$R_L = 10 k\Omega$		90	115		90	115	ppm
G = 1	$R_L = 2 k\Omega$	r -	35	50		35	50	ppm
G = 10	$R_L = 2 k\Omega$		35	50		35	50	ppm
G = 100	$R_L = 2 k\Omega$	N	50	75	N.C.	50	75	ppm
G = 1000	$R_L = 2 k\Omega$	N.	175	200	N.C	175	200	ppm
Gain vs. Temperature	W.1001. ONL.				00 1.			
G = 1	WW TOOY.CO.	W	3	10	100%	2	5	ppm/°
G > 10	WW.ICe CON	I		-50			-50	ppm/°
INPUT	N.100 COA	1.1	đ	V	100	-1CO	1	
Impedance (Pin to Ground) <sup>4</sup>	WW 100Y.CO	TT.	10⁴  6		100	104		GΩ  pF
Input Voltage Range⁵	WWW.10 CO	-0.1	N	$+V_s - 2$	-0.1	N.C.	$+V_s - 2$	V
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	-0.1		+Vs - 2.1	-0.1		+Vs - 2.1	V
OUTPUT	W 100Y.C	A	LM	W.		001.	-M.TY	
Output Swing	$R_L = 2 k\Omega$	0.25		4.75	0.25		4.75	V
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	0.3		4.70	0.3		4.70	V
Output Swing	$R_L = 10 \text{ k}\Omega$	0.15		4.85	0.15		4.85	V
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	0.2		4.80	0.2		4.80	V
Short-Circuit Current	1. WW.100	TCC	15			15		mA
POWER SUPPLY (PER AMPLIFIER)	10 10	1.	M.T			1.10	col	1.1
Operating Range	WW WW	4.5		36	4.5		36	V
Quiescent Current	1.1.		750	800	-	750	800	μA
Over Temperature	$T = -40^{\circ}C \text{ to } +85^{\circ}C$	1001.	850	900		850	900	μA
TEMPERATURE RANGE	TA NA	100	1.00	WTN		N.Y.	1100Y.	Area I
For Specified Performance	WW The second second	-40		+85	-40		+85	°C
Operational <sup>6</sup>	T.M.	-40		+125	-40		+125	°C

DOX.COM

DY.COM.T

anowable voltage where the input bias current is within the specification. <sup>6</sup> The AD8224 is characterized from –40°C to +125°C. See the Typical Performance Characteristics section for expected operation in that temperature range. WWW.100Y.COM.T

 $V_s + = 5 V$ ,  $V_{s-} = 0 V$ ,  $V_{REF} = 2.5 V$ ,  $T_A = 25^{\circ}C$ , G = 1,  $R_L = 2 k\Omega^1$ , unless otherwise noted. Table 6 displays the specifications for the dynamic performance of each individual instrumentation amplifier.

	M.I.W	A Grad	le	M	B Grade	9	
Parameter	Conditions	Min Typ	Max	Min	Тур	Max	Unit
DYNAMIC RESPONSE	.ro COMP.	Wite	N. Mark	COM	W		
Small Signal Bandwidth –3 dB	V.1001.COM.TY			Mon			
G = 1	Turing Vice	1500		S.Co	1500		kHz
G = 10	M. COM.	800		N.COM	800		kHz
G = 100	1001. OM	120		CO	120		kHz
G =1000	N 100Y.CO	14		001.00	14		kHz
Settling Time 0.01%	WW.LOW CON	W		J.V.C			
G = 1	$\Delta V_0 = 3 V \text{ step}$	2.5		300-16	2.5		μs
G = 10	$\Delta V_0 = 4 V \text{ step}$	2.5		1001.	2.5		μs
G = 100	$\Delta V_0 = 4 V \text{ step}$	7.5		Yan	7.5		μs
G =1000	$\Delta V_0 = 4 V \text{ step}$	60		1.100	60		μs
Settling Time 0.001%	1007.	MT.M		N.100			
G = 1	$\Delta V_0 = 3 V \text{ step}$	3.5			3.5		μs
G = 10	$\Delta V_0 = 4 V \text{ step}$	3.5		WW.L	3.5		μs
G = 100	$\Delta V_0 = 4 V \text{ step}$	8.5		.W.1	8.5		μs
G =1000	$\Delta V_0 = 4 V \text{ step}$	75			75		μs
Slew Rate	WWW.10	N.COM.		WWW.			N.
G = 1 to 100	1.1	2		2			V/µs

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ.

 $V_s + = 5 V$ ,  $V_{s-} = 0 V$ ,  $V_{REF} = 2.5 V$ ,  $T_A = 25^{\circ}C$ , G = 1,  $R_L = 2 k\Omega^1$  unless otherwise noted. Table 7 displays the specifications for the dynamic performance of both amplifiers when used in the differential output configuration shown in Figure 63.

W 100 1	Mr	A Grade	B Grade	COM
Parameter	Conditions	Min Typ Max	Min Typ Max	Unit
DYNAMIC RESPONSE	V Wn	VALUE AND ALCON	DOL: NW	1.00
Small Signal Bandwidth –3 dB	COMPT	WW.100 COM	WWW.Io	A COM
G = 1	TW	1500	1500	kHz
G = 10	V.CO.	800	800	kHz
G = 100	COM.L	120	120	kHz
G =1000	N.I.W	14	14	kHz
Settling Time 0.01%	NT.COMETW	WWWWWWWWW	WWW WT	1001.0
G = 1	$\Delta V_{\rm O} = 3 V \text{ step}$	2.5	2.5	μs
G = 10	$\Delta V_0 = 4 V \text{ step}$	2.5	2.5	μs
G = 100	$\Delta V_0 = 4 V \text{ step}$	7.5	7.5	μs
G =1000	$\Delta V_0 = 4 V \text{ step}$	60	60	μs
Settling Time 0.001%	N1001. OM.TV	W.100	OMIT	NN.100
G = 1	$\Delta V_0 = 3 V \text{ step}$	3.5	3.5	μs
G = 10	$\Delta V_0 = 4 V \text{ step}$	3.5	3.5	μs
G = 100	$\Delta V_0 = 4 V \text{ step}$	8.5	8.5	μs
G=1000	$\Delta V_{O} = 4 V step$	75	75	μs
Slew Rate	WWW LOOX.COM	WW WI	WT.M.	ALM.
G = 1 to 100	TWY .IW COM	2	2	V/µs

### Table 7. Dynamic Performance of Both Amplifiers—Differential Output Configuration<sup>2</sup>, VS = +5 V

<sup>1</sup> When the output sinks more than 4 mA, use a 47 pF capacitor in parallel with the load to prevent ringing. Otherwise, use a larger load, such as 10 kΩ. <sup>2</sup> Refers to the differential configuration shown in Figure 63.

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 8.

Parameter	Rating
Supply Voltage	±18V
Power Dissipation	See Figure 2
Output Short-Circuit Current	Indefinite <sup>1</sup>
Input Voltage (Common Mode)	±Vs
Differential Input Voltage	±Vs
Storage Temperature Range	-65°C to +130°C
Operating Temperature Range <sup>2</sup>	-40°C to +125°C
Lead Temperature (Soldering, 10 sec)	300°C
Junction Temperature	130°C
Package Glass Transition Temperature	130°C
ESD (Human Body Model)	4 kV
ESD (Charge Device Model)	1 kV
ESD (Machine Model)	0.4 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>1</sup> Assumes the load is referenced to midsupply.

<sup>2</sup> Temperature for specified performance is –40°C to +85°C. For performance to 125°C, see the Typical Performance Characteristics section.

#### THERMAL RESISTANCE

#### Table 9.

Exposed Paddle Package	θ」Α	Unit
CP-16-13: LFCSP Soldered to Board	48	°C/W
CP-16-13: LFCSP Not Soldered to Board	86	°C/W
Table 10.		
	θιΑ	Unit
Hidden Paddle Package	UJA	Unit

The  $\theta_{JA}$  values in Table 9 and Table 10 assume a 4-layer JEDEC standard board. If the thermal pad is soldered to the board, it is also assumed it is connected to a plane.  $\theta_{JC}$  at the exposed pad is 4.4°C/W.

#### **Maximum Power Dissipation**

The maximum safe power dissipation for the AD8224 is limited by the associated rise in junction temperature ( $T_J$ ) on the die. At approximately 130°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of 130°C for an extended period can result in a loss of functionality. Figure 2 shows the maximum safe power dissipation in the package vs. the ambient temperature for the LFCSP on a 4-layer JEDEC standard board.




Figure 2. Maximum Power Dissipation vs. Ambient Temperature


#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

NOTES



00X.COM.TW

00X.COM.TW 1. THE AD8224 COMES IN TWO PACKAGE TYPES-EACH IS A 16 LEAD 4mm × 4mm LFCSP. ONE PACKAGE HAS AN EXPOSED THERMAL PAD, WWW.100Y.COM.TW WHICH IS CONNECTED TO +VS. THE OTHER PACKAGE TYPE DOES NOT EXPOSE THE THERMAL PAD. SEE THE PACKAGE CONSIDERATIONS WWW.100Y.COM.TW SECTION FOR MORE INFORMATION. Figure 3. Pin Configuration

# WW.100Y.COM.TW **Table 11. Pin Function Descriptions**

Pin Number	Mnemonic	Description
WW 100	-IN1	Negative Input Instrumentation Amplifier (In-Amp) 1
2	R <sub>G1</sub>	Gain Resistor In-Amp 1
3 10.10	R <sub>G1</sub>	Gain Resistor In-Amp 1
	+IN1	Positive Input In-Amp 1
	+Vs	Positive Supply
5	REF1	Reference Adjust In-Amp 1
	REF2	Reference Adjust In-Amp 2
	-Vs	Negative Supply
	+IN2	Positive Input In-Amp 2
0	R <sub>G2</sub>	Gain Resistor In-Amp 2
1	R <sub>G2</sub>	Gain Resistor In-Amp 2
2	-IN2	Negative Input In-Amp 2
3	-Vs	Negative Supply
4	OUT2	Output In-Amp 2
5	OUT1	Output In-Amp 1
6	+Vs	Positive Supply

### **TYPICAL PERFORMANCE CHARACTERISTICS**

25°C,  $V_s = \pm 15$  V,  $R_L = 10$  k $\Omega$ , unless otherwise noted.




Figure 4. Typical Distribution of CMRR (G = 1)




Figure 5. Typical Distribution of Input Offset Voltage




Figure 6. Typical Distribution of Output Offset Voltage




Figure 7. Voltage Spectral Density vs. Frequency




Figure 8. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1)




Figure 9. 0.1 Hz to 10 Hz RTI Voltage Noise (G = 1000)








Figure 10. Change in Input Offset Voltage vs. Warmup Time



















Figure 15. Input Bias Current and Offset Current vs. Temperature,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 

06286-017











Figure 18. Change in CMRR vs. Temperature, G = 1










Figure 20. Gain Nonlinearity, G = 1





































Figure 28. Input Voltage Limit vs. Supply Voltage, G = 1,  $V_{REF} = 0$  V








Figure 30. Output Voltage Swing vs. Dual Supply Voltage,  $R_{LOAD} = 10 k\Omega, G = 10, V_{REF} = 0 V$ 








Figure 31. Output Voltage Swing vs. Load Resistance,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 












Figure 34. Output Voltage Swing vs. Output Current,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 




Figure 35. Small Signal Pulse Response for Various Capacitive Loads,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 




Figure 36. Small Signal Pulse Response for Various Capacitive Loads,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 




Figure 37. Output Voltage Swing vs. Large Signal Frequency Response




Figure 38. Large Signal Pulse Response and Settle Time, G = 1,  $R_{LOAD} = 10 \ k\Omega, V_S = \pm 15 \ V, V_{REF} = 0 \ V$ 




Figure 39. Large Signal Pulse Response and Settle Time, G = 10,  $R_{LOAD} = 10 k\Omega$ ,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 

06286-041




Figure 40. Large Signal Pulse Response and Settle Time, G = 100,  $R_{LOAD} = 10 k\Omega$ ,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 






Figure 41. Large Signal Pulse Response and Settle Time, G = 1000,  $R_{LOAD} = 10 k\Omega$ ,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 








Figure 43. Small Signal Pulse Response, G = 10, R<sub>LOAD</sub> = 2 k $\Omega$ , C<sub>LOAD</sub> = 100 pF, V<sub>S</sub> = ±15 V, V<sub>REF</sub> = 0 V




Figure 44. Small Signal Pulse Response, G = 100,  $R_{LOAD} = 2 k\Omega$ ,  $C_{LOAD} = 100 pF$ ,  $V_S = \pm 15 V$ ,  $V_{REF} = 0 V$ 




Figure 45. Small Signal Pulse Response, G = 1000, R<sub>LOAD</sub> = 2 kΩ, C<sub>LOAD</sub> = 100 pF, V<sub>S</sub> = ±15 V, V<sub>REF</sub> = 0 V

06286-043




Figure 46. Small Signal Pulse Response, G = 1,  $R_{LOAD} = 2 k\Omega$ ,  $C_{LOAD} = 100 pF$ ,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 






Figure 47. Small Signal Pulse Response, G = 10,  $R_{LOAD} = 2 k\Omega$ ,  $C_{LOAD} = 100 pF$ ,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 








Figure 49. Small Signal Pulse Response, G = 1000,  $R_{LOAD} = 2 k\Omega$ ,  $C_{LOAD} = 100 pF$ ,  $V_S = 5 V$ ,  $V_{REF} = 2.5 V$ 




Figure 50. Settling Time vs. Output Voltage Step Size,  $(G = 1) \pm 15 V$ ,  $V_{REF} = 0 V$ 





Figure 51. Settling Time vs. Gain for a 10 V Step,  $V_s = \pm 15 V$ ,  $V_{REF} = 0 V$ 

-053

06286







Figure 53. Differential Output Configuration: Gain vs. Frequency




LOOX.COM.TW

WWW.100

Common-Mode Output (CMR<sub>OUT</sub>) vs. Frequency WWW.100Y.COM

### THEORY OF OPERATION



The AD8224 is a JFET input, monolithic instrumentation amplifier based on the classic three op amp topology (see Figure 55). Input Transistor J1 and Input Transistor J2 are biased at a fixed current so that any input signal forces the output voltages of A1 and A2 to change accordingly. The input signal creates a current through R<sub>G</sub> that flows in R1 and R2 such that the outputs of A1 and A2 provide the correct, gained signal. Topologically, J1, A1, and R1 and J2, A2, and R2 can be viewed as precision current feedback amplifiers with a gain bandwidth of 1.5 MHz. The common-mode voltage and amplified differential signal from A1 and A2 are applied to a difference amplifier that rejects the common-mode voltage but amplifies the differential signal. The difference amplifier employs 20 k $\Omega$  laser trimmed resistors that result in an in-amp with a gain error of less than 0.04%. New trim techniques were developed to ensure that the CMRR exceeds 86 dB (G = 1).

Using JFET transistors, the AD8224 offers an extremely high input impedance, extremely low bias currents of 10 pA maximum, low offset current of 0.6 pA maximum, and no input bias current noise. In addition, input offset is less than 175  $\mu$ V and drift is less than 5  $\mu$ V/°C. Ease of use and robustness were considered. A common problem for instrumentation amplifiers is that at high gains, when the input is overdriven, an excessive milliampere input bias current can result, and the output can undergo phase reversal.

Overdriving the input at high gains refers to when the input signal is within the supply voltages but the amplifier cannot output the gained signal. For example, at a gain of 100, driving the amplifier with 10 V on  $\pm 15$  V constitutes overdriving the inputs because the amplifier cannot output 100 V.

The AD8224 has none of these problems; its input bias current is limited to less than 10  $\mu$ A, and the output does not phase reverse under overdrive fault conditions.

The AD8224 has extremely low load induced nonlinearity. All amplifiers that comprise the AD8224 have rail-to-rail output capability for enhanced dynamic range. The input of the AD8224 can amplify signals with wide common-mode voltages even slightly lower than the negative supply rail. The AD8224 operates over a wide supply voltage range. It can operate from either a single +4.5 V to +36 V supply or a dual  $\pm 2.25$  V to  $\pm 18$  V. The transfer function of the AD8224 is

$$G = 1 + \frac{49.4 \text{ k}\Omega}{R_G}$$

(

Users can easily and accurately set the gain using a single, standard resistor. Because the input amplifiers employ a current feedback architecture, the AD8224 gain bandwidth product increases with gain, resulting in a system that does not experience as much bandwidth loss as voltage feedback architectures at higher gains.

#### **GAIN SELECTION**

Placing a resistor across the R<sub>G</sub> terminals sets the gain of the AD8224. This is calculated by referring to Table 12 or by using the following gain equation

$$R_G = \frac{49.4 \,\mathrm{k}\Omega}{G - 1}$$

Table 12. Gains Achieved Using 1% Resistors				
1% Standard Table Value of $R_G(\Omega)$	Calculated Gain			
49.9 k	1.990			
12.4 k	4.984			
5.49 k	9.998			
2.61 k	19.93			
1.00 k	50.40			
499	100.0			
249	199.4			
100 COM	495.0			
49.9	991.0			

The AD8224 defaults to G = 1 when no gain resistor is used. The tolerance and gain drift of the R<sub>G</sub> resistor should be added to the AD8224 specifications to determine the total gain accuracy of the system. When the gain resistor is not used, gain error and gain drift are kept to a minimum.

#### **REFERENCE TERMINAL**

The output voltage of the AD8224 is developed with respect to the potential on the reference terminal. This is useful when the output signal needs to be offset to a precise midsupply level. For example, a voltage source can be tied to the REF1 pin or the REF2 pin to level-shift the output so that the AD8224 can drive a single-supply ADC. Pin REFx is protected with ESD diodes and should not exceed either  $+V_s$  or  $-V_s$  by more than 0.5 V.

For best performance, source impedance to the REF terminal should be kept below 1  $\Omega$ . As shown in Figure 55, the reference terminal, REF, is at one end of a 20 k $\Omega$  resistor. Additional impedance at the REF terminal adds to this 20 k $\Omega$  resistor and results in amplification of the signal connected to the positive input. The amplification from the additional R<sub>REF</sub> can be computed by

$$\frac{2\left(20 \text{ k}\Omega + R_{REF}\right)}{40 \text{ k}\Omega + R_{REF}}$$

Only the positive signal path is amplified; the negative path is unaffected. This uneven amplification degrades the CMRR of the amplifier.




Figure 56. Driving the Reference Pin

### LAYOUT


The AD8224 is a high precision device. To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. The AD8224 pinout is arranged in a logical manner to aid in this task.

#### Package Considerations

The AD8224 is available in two version s of the 16-lead, 4 mm  $\times$  4 mm LFCSP package: with or without an exposed paddle. Blindly copying the footprint from another 4 mm  $\times$  4 mm LFCSP part is not recommended because it may not have the same thermal pad size and leads. Refer to the Outline Dimensions section to verify that the PCB symbol has the correct dimensions.

#### Hidden Paddle Package

The AD8224 is available in an LFCSP package with a hidden paddle. It is the preferred package for the AD8224. Unlike chip scale packages where the pad limits routing capability, this package allows routes and vias directly underneath the chip, so that the full space savings of the small LFCSP can be realized. Although the package has no metal in the center of the part, the manufacturing process does leave a very small section of exposed metal at each of the package corners, shown in Figure 57 as well as Figure 68 in the Outline Dimensions section. This metal is connected to  $+V_s$  through the part. Because of a possibility of a short, vias should not be placed underneath these exposed metal tabs.



#### **Exposed Paddle Package**

The AD8224 4 mm  $\times$  4 mm LFCSP is also available with an exposed thermal paddle package version. This pad is connected internally to +Vs. The pad can either be left unconnected or connected to the positive supply rail. Space between the leads and thermal pad should be kept as wide as possible for the best bias current performance. To maintain the AD8224 ultralow bias current performance, the thermal pad area can be reduced to extend the gap between the leads and the pad.

To preserve maximum pin compatibility with other dual instrumentation amplifiers, such as the AD8222, leave the pad unconnected. This can be done by not soldering the paddle at all or by soldering the part to a landing that is a not connected to any other net. For high vibration applications, a landing is recommended.

Because the AD8224 dissipates little power, heat dissipation is rarely an issue. If improved heat dissipation is desired (for example, when driving heavy loads), connect the exposed pad to the positive supply rail. For the best heat dissipation performance, the positive supply rail should be a plane in the board. See the Thermal Resistance section for more information.

#### **Common-Mode Rejection over Frequency**

The AD8224 has a higher CMRR over frequency than typical in-amps, which gives it greater immunity to disturbances, such as line noise and its associated harmonics. A well-implemented layout is required to maintain this high performance. Input source impedances should be matched closely. Source resistance should be placed close to the inputs so that it interacts with as little parasitic capacitance as possible.

Parasitics at the  $R_{Gx}$  pins can also affect CMRR over frequency. The PCB should be laid out so that the parasitic capacitances at each pin match. Traces from the gain setting resistor to the  $R_{Gx}$ pins should be kept short to minimize parasitic inductance.

#### Reference

Errors introduced at the reference terminal feed directly to the output. Take care to tie the REFx pins to the appropriate local ground.

#### **Power Supplies**

A stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance.

The AD8224 has two positive supply pins (Pin 5 and Pin 16) and two negative supply pins (Pin 8 and Pin 13). While the part functions with only one pin from each supply pair connected, both pins should be connected for specified performance and optimum reliability.

The AD8224 should be decoupled with 0.1  $\mu F$  bypass capacitors, one for each supply. Place the positive supply decoupling capacitor near Pin 16, and the negative supply decoupling capacitor near Pin 8. Each supply should also be decoupled with a 10  $\mu F$  tantalum capacitor. The tantalum capacitor can be placed further away from the AD8224 and can generally be shared by other precision integrated circuits. Figure 58 shows an example layout.




Figure 58. Example Layout

6286-050

### SOLDER WASH

The solder process can leave flux and other contaminants on the board. When these contaminants are between the AD8224 leads and thermal pad, they can create leakage paths that are larger than the AD8224 bias currents. A thorough washing process removes these contaminants and restores the device's excellent bias current performance.


### **INPUT BIAS CURRENT RETURN PATH**

The input bias current of the AD8224 must have a return path to common. When the source, such as a transformer, cannot provide a return current path, one should be created, as shown in Figure 59.

### **INPUT PROTECTION**

All terminals of the AD8224 are protected against ESD. ESD protection is guaranteed to 4 kV (human body model). In addition, the input structure allows for dc overload conditions a diode drop above the positive supply and a diode drop below the negative supply. Voltages beyond a diode drop of the supplies cause the ESD diodes to conduct and enable current to flow through the diode. Therefore, an external resistor should be used in series with each of the inputs to limit current for voltages above +Vs. In either scenario, the AD8224 safely handles a continuous 6 mA current at room temperature.

For applications where the AD8224 encounters extreme overload voltages, as in cardiac defibrillators, external series resistors and low leakage diode clamps, such as BAV199Ls, FJH1100s, or SP720s, should be used.



#### **RF INTERFERENCE**

RF rectification is often a problem in applications where there are large RF signals. The problem appears as a small dc offset voltage. The AD8224 by its nature has a 5 pF gate capacitance ( $C_G$ ) at its inputs. Matched series resistors form a natural low-pass filter that reduces rectification at high frequency (see Figure 60).




Figure 60. RFI Filtering Without External Capacitors

The relationship between external, matched series resistors and the internal gate capacitance is expressed as

$$FilterFreq_{DIFF} = \frac{1}{2\pi RC_G}$$
$$FilterFreq_{CM} = \frac{1}{2\pi RC_G}$$

To eliminate high frequency common-mode signals while using smaller source resistors, a low-pass RC network can be placed at the input of the instrumentation amplifier (see Figure 61). The filter limits the input signal bandwidth according to the following relationship:

$$FilterFreq_{DIFF} = \frac{1}{2\pi R(2 C_D + C_C + C_G)}$$
$$FilterFreq_{CM} = \frac{1}{2\pi R(C_C + C_G)}$$

Mismatched  $C_c$  capacitors result in mismatched low-pass filters. The imbalance causes the AD8224 to treat what would have been a common-mode signal as a differential signal. To reduce the effect of mismatched external  $C_c$  capacitors, select a value of  $C_D$  greater than 10 times  $C_c$ . This sets the differential filter frequency lower than the common-mode frequency.




Figure 61. RFI Suppression

### **COMMON-MODE INPUT VOLTAGE RANGE**

The 3-op amp architecture of the AD8224 applies gain and then removes the common-mode voltage. Therefore, internal nodes in the AD8224 experience a combination of both the gained signal and the common-mode signal. This combined signal can be limited by the voltage supplies even when the individual input and output signals are not. Figure 24 through Figure 27 show the allowable common-mode input voltage ranges for various output voltages, supply voltages, and gains.

### APPLICATIONS INFORMATION DRIVING AN ADC

An instrumentation amplifier is often used in front of an ADC to provide CMRR and additional conditioning such as a voltage level shift and gain (see Figure 62). In this example, a 2.7 nF capacitor and a 500  $\Omega$  resistor create an antialiasing filter for the AD7685. The 2.7 nF capacitor also serves to store and deliver the necessary charge to the switched capacitor input of the ADC. The 500  $\Omega$  series resistor reduces the burden of the 2.7 nF load from the amplifier. However, large source impedance in front of the ADC can degrade the total harmonic distortion (THD).

For applications where THD performance is critical, the series resistor needs to be small. At worst, a small series resistor can load the AD8224, potentially causing the output to overshoot or ring. In such cases, a buffer amplifier, such as the AD8615 should be used after the AD8224 to drive the ADC.




Figure 62. Driving an ADC in a Low Frequency Application

#### **DIFFERENTIAL OUTPUT**

The differential configuration of the AD8224 has the same excellent dc precision specifications as the single-ended output configuration and is recommended for applications in the frequency range of dc to 1 MHz.

The circuit configuration, outlined in Table 4 and Table 7, refers to the configuration shown in Figure 63 only. The circuit includes an RC filter that maintains the stability of the loop.

The transfer function for the differential output is

 $V_{DIFF_OUT} = V_{+OUT} - V_{-OUT} = (V_{+IN} - V_{-IN}) \times G$ 

where:

$$G = 1 + \frac{49.4 \text{ k}\Omega}{R_G}$$




Figure 63. Differential Circuit Schematic

#### Setting the Common-Mode Voltage

The output common-mode voltage is set by the average of +IN2 and REF2. The transfer function is

$$V_{CM_{OUT}} = (V_{+OUT} + V_{-OUT})/2 = (V_{+IN2} + V_{REF2})/2$$

+IN2 and REF2 have different properties that allow the reference voltage to be easily set for a wide variety of applications. +IN2 has high impedance but cannot swing to the positive supply rail. REF2 must be driven with a low impedance but can go 300 mV beyond the supply rails.

A common application sets the common-mode output voltage to the midscale of a differential ADC. In this case, the ADC reference voltage is sent to the +IN2 terminal, and ground is connected to the REF2 terminal. This produces a commonmode output voltage of half the ADC reference voltage.

#### 2-Channel Differential Output Using a Dual Op Amp

Another differential output topology is shown in Figure 64. Instead of a second in-amp, ½ of a dual OP2177 op amp creates the inverted output. Because the OP2177 comes in an MSOP, this configuration allows the creation of a dual-channel, precision differential output in-amp with little board area.

Errors from the op amp are common to both outputs and are, thus, common mode. Errors from mismatched resistors also create a common-mode dc offset. Because these errors are common mode, they are likely to be rejected by the next device in the signal chain.




Figure 64. Differential Output Using Op Amp




Figure 65. Driving a Differential ADC

#### **DRIVING A DIFFERENTIAL INPUT ADC**

The AD8224 can be configured in differential output mode to drive a differential ADC. Figure 65 illustrates several of the concepts.

#### **First Antialiasing Filter**

The 1 k $\Omega$  resistor, 1000 pF capacitor, and 100 pF capacitors in front of the in-amp form a 76 kHz filter. This is the first of two antialiasing filters in the circuit and helps to reduce the noise of the system. The 100 pF capacitors protect against commonmode RFI signals. Note that they are 5% COG/NPO types. These capacitors match well over time and temperature, which keeps the CMRR of the system high over frequency.

#### Second Antialiasing Filter

An 806  $\Omega$  resistor and a 2.7 nF capacitor are located between each AD8224 output and ADC input. These components create a 73 kHz low-pass filter for another stage of antialiasing protection.

These four elements also isolate the ADC from loading the AD8224. The 806  $\Omega$  resistor shields the AD8224 from the switched capacitor input of the ADC, which looks like a time-varying load. The 2.7 nF capacitor provides a charge to the switched capacitor front end of the ADC. If the application requires a lower frequency antialiasing filter, increase the value of the capacitor rather than the resistor.

The 806  $\Omega$  resistors can also protect an ADC from overvoltages. Because the AD8224 runs on wider supply voltages than a typical ADC, there is a possibility of overdriving the ADC. This is not an issue with a PulSAR\* converter, such as the AD7688. Its input can handle a 130 mA overdrive, which is much higher than the short-circuit limit of the AD8224. However, other converters have less robust inputs and may need the added protection.


#### Reference

The ADR435 supplies a reference voltage to both the ADC and the AD8224. Because REF2 on the AD8224 is grounded, the common-mode output voltage is precisely half the reference voltage, exactly where it needs to be for the ADC.


#### **DRIVING CABLING**

All cables have a certain capacitance per unit length, which varies widely with cable type. The capacitive load from the cable may cause peaking in the AD8224 output response. To reduce peaking, use a resistor between the AD8224 and the cable. Because cable capacitance and desired output response vary widely, this resistor is best determined empirically. A good starting point is 50  $\Omega$ .

The AD8224 operates at a low enough frequency that transmission line effects are rarely an issue; therefore, the resistor need not match the characteristic impedance of the cable.




### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-220-VGGC WWW.100Y.COM.TW Figure 67. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16-13) Dimensions are shown in millimeters

031006-A



COMPLIANT TO JEDEC STANDARDS MO-263-VBBC

Figure 68. 16-Lead Lead Frame Chip Scale Package [LFCSP\_VQ] 4 mm × 4 mm Body, Very Thin Quad, with Hidden Paddle CP-16-19 Dimensions shown in millimeters W.100Y

#### **ORDERING GUIDE** Model<sup>1</sup> **Temperature Range Product Description Package Option** AD8224ACPZ-R7 -40°C to +85°C 16-Lead LFCSP VQ CP-16-13 AD8224ACPZ-RL -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-13 AD8224ACPZ-WP -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-13 AD8224BCPZ-R7 -40°C to +85°C 16-Lead LFCSP VQ CP-16-13 AD8224BCPZ-RL -40°C to +85°C CP-16-13 16-Lead LFCSP\_VQ AD8224BCPZ-WP -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-13 AD8224HACPZ-R7 -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-19 AD8224HACPZ-RL -40°C to +85°C CP-16-19 16-Lead LFCSP\_VQ AD8224HACPZ-WP -40°C to +85°C 16-Lead LFCSP VQ CP-16-19 AD8224HBCPZ-R7 -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-19 AD8224HBCPZ-RL -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-19 AD8224HBCPZ-WP -40°C to +85°C 16-Lead LFCSP\_VQ CP-16-19 AD8224-EVALZ **Evaluation Board** WWW.100Y WWW.100Y

ov.com

<sup>1</sup> Z = RoHS Compliant Part. WWW.100Y.COM

AD8224		WWW.100Y.COM	
CONLTW LCOM.TW LCOM.TW DV.COM.TW DV.COM.TW DV.COM.TW L00Y.COM.TW L00Y.COM.TW N.100Y.COM.TV N.100Y.COM NW.100Y.COM WW.100Y.COM WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO	N 100 N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		CONLIN LCONLIN LCONLIN D.CONLIN

registered trademarks are the property of their respective owners. D06286-0-5/10(B) Rev. B | Page 28 of 28

ءو 28 م 28 م 28 م