

Zero Drift, Digitally Programmable Instrumentation Amplifier

AD8231

FEATURES

Digitally/pin-programmable gain G = 1, 2, 4, 8, 16, 32, 64, or 128 Specified from -40°C to +125°C 50 nV/°C maximum input offset drift 10 ppm/°C maximum gain drift Excellent dc performance 80 dB minimum CMR, G = 1 15 µV maximum input offset voltage 500 pA maximum bias current 0.7 μV p-p noise (0.1 Hz to 10 Hz) Good ac performance 2.7 MHz bandwidth, G = 11.1 V/µs slew rate **Rail-to-rail output** Shutdown/multiplex Extra op amp Single-supply range: 3 V to 6 V Dual-supply range: ±1.5 V to ±3 V

APPLICATIONS

Pressure and strain transducers Thermocouples and RTDs Programmable instrumentation Industrial controls Weigh scales

GENERAL DESCRIPTION

The AD8231 is a low drift, rail-to-rail, instrumentation amplifier with software-programmable gains of 1, 2, 4, 8, 16, 32, 64, or 128. The gains are programmed via digital logic or pin strapping.

The AD8231 is ideal for applications that require precision performance over a wide temperature range, such as industrial temperature sensing and data logging. Because the gain setting resistors are internal, maximum gain drift is only 10 ppm/°C for gains of 1 to 32. Because of the auto-zero input stage, maximum input offset is 15 μ V and maximum input offset drift is just 50 nV/°C. CMRR is 80 dB for G = 1, increasing to 110 dB at higher gains.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.




Table 1. Instrumentation and Difference Amplifiers by Category

High Performance	Low Cost	High Voltage	Mil Grade	Low Power	Digital Gain
AD8221	AD6231	AD628	AD620	AD627 ¹	AD8231 ¹
AD8220 ¹	AD85531	AD629	AD621	17.	AD8250
AD8222		WW.	AD524	OM	AD8251
AD82241			AD526	Mo	AD8555 ¹
		WW.	AD624	CONT	AD8556 ¹
	-	NIT I	.100	COM.	AD8557 ¹

¹ Rail-to-rail output.

The AD8231 also includes an uncommitted op amp that can be used for additional gain, differential signal driving, or filtering. Like the in-amp, the op amp has an auto-zero architecture, railto-rail input, and rail-to-rail output.

The AD8231 includes a shutdown feature that reduces current to a maximum of 1 μ A. In shutdown, both amplifiers also have a high output impedance, which allows easy multiplexing of multiple amplifiers without additional switches.

The AD8231 is specified over the extended industrial temperature range of -40° C to $+125^{\circ}$ C. It is available in a 4 mm × 4 mm 16-lead LFCSP.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2007 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

TABLE OF CONTENTS Features 1
Applications
Functional Block Diagram
General Description
Revision History
Specifications
Absolute Maximum Ratings7
Thermal Resistance
Maximum Power Dissipation7
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Instrumentation Amplifier Performance Curves
Operational Amplifier Performance Curves
Performance Curves Valid for Both Amplifiers
Theory of Operation

OX.COM.TW

100X.CO

REVISION HISTORY

9/07—Rev. Oto Rev. A	5/0/-Revision 0: Init
Changes to Features and General Description 1	
Changes to Table 2 3	
Changes to Table 3	
Changes to Typical Performance Characteristics Layout	
Inserted Figure 3 to Figure 8; Renumbered Sequentially	
Inserted Figure 9; Renumbered Sequentially 10	
Inserted Figure 16, and Figure 18 to Figure 20; Renumbered	
Sequentially 11	
Inserted Figure 24; Renumbered Sequentially 12	
Deleted Figure 28 and Figure 29; Renumbered Sequentially 13	
Inserted Figure 33 and Figure 34; Renumbered Sequentially 14	
Inserted Figure 41 to Figure 46; Renumbered Sequentially 16	
Inserted Figure 48; Renumbered Sequentially17	
Changes to Gain Selection Section and Figure 50	
Added Input Protection Section	
Added Reducing Noise Section	
Changes to Multiplexing Section	
Added Using the AD8231 with Bipolar Supplies Section 21	
Added Sallen Key Filter Section	
Changes to Ordering Guide	

W	WW.100Y.COM.TW	
	Amplifier Architecture	18
	Gain Selection	18
	Reference Terminal	18
	Layout	19
N	Input Bias Current Return Path	19
W	Input Protection	19
WT	RF Interference	20
	Common-Mode Input Voltage Range	20
1.1	Reducing Noise	20
M.L	Applications Information	
OM.T	Differential Output	21
OM	Multiplexing	21
	Using the AD8231 with Bipolar Supplies	21
	Sallen Key Filter	22
N.CU	Outline Dimensions	23
oy.C	Ordering Guide	23

5/07—Revision 0: Initial Version W.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW 5 W.100Y.COM

100Y.COM.TW

TUDX.COM.TV

WWW.100Y.C

OX.COM.T

Table 2.					
Parameter	Conditions	Min	Тур	Max	l
INSTRUMENTATION AMPLIFIER	The William Mai 1002.	.011.17			
Offset Voltage	$V_{os} RTI = V_{osi} + V_{oso}/G$	VT.			
Input Offset, Vosi	COM. I	CONT	4	15	ŀ
Average Temperature Drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	COM.1	0.01	0.05	ŀ
Output Offset, Voso	ON COM TW WW 100	YUU	15	30	ŀ
Average Temperature Drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V.COM	0.05	0.5	ł
Input Currents	100 OM.1	COM			
Input Bias Current	TIME WILLIAM WILLIAM	001.0	250	500	F
	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$. on V.CO		5	r
Input Offset Current	W.100 COM.I		20	100	F
	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	11001.0		0.5	r
Gains	1, 2, 4, 8, 16, 32, 64, or 128	U.Vov.C			
Gain Error	WW. IV COM.	N.10-		IV	
G = 1	N 100X. OM.TW	W 1001.		0.05	9
G = 2 to 128	WWW.CON.COM WY	1009		0.8	9
Gain Drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	WW			
G = 1 to 32	W 1001. ONI.I'	N.100	3	10	F
G = 64	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	10	4	20	F
G = 128	WW.LOW COM.	WWW.	10	30	F
Linearity	0.2 V to 4.8 V, 10 kΩ load	WW.	3		F
WWW. ODY.CO. TW	0.2 V to 4.8 V, 2 kΩ load	N.	5		F
CMRR	WWW.L. OV.COM. TW	N.M.M.			5
G=1	WW.100 L COM. I	80			c
G = 2	WW TIOOX.COM.TW	86			c
G = 4	WWW. MY.COM	92			C
G = 8	COM.	98			C
G = 16	WWW 1002. COM.TW	104			c
G = 32	WWWW. OOX.CO. TW	110			C
G = 64	T WW.IVCOM.	110			C
G = 128		110			c
Noise	$e_n = \sqrt{(e_{ni}^2 + (e_{no}/G)^2)}, V_{IN+}, V_{IN-} = 2.5 V$	1	MM.		
Input Voltage Noise, e _{ni}	f = 1 kHz	W	32		r
	$f = 1 \text{ kHz}, T_A = -40^{\circ}\text{C}$		27		r
	$f = 1 \text{ kHz}, T_A = 125^{\circ}\text{C}$	TV	39) T
Output Voltage Noise, eno	f = 0.1 Hz to 10 Hz f = 1 kHz	W	0.7		ŀ
Output voltage Noise, eno	f = 1 kHz $f = 1 \text{ kHz}, T_A = -40^{\circ}\text{C}$	1.1	58		0 r
		M.T.M	50		r
	$f = 1 \text{ kHz}, T_A = 125^{\circ}\text{C}$ f = 0.1 Hz to 10 Hz	WT.	70		
Current Noise	f = 10 Hz	0N	1.1 20		l f
Other Input Characteristics	I = I0 HZ	T.Mos	20		
Common-Mode Input Impedance	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW		10 5		c
Power Supply Rejection Ratio	COM.I WWW.IO	100	115		
Input Operating Voltage Range	00X. NITH W 1003	0.05	115	4.95	
Reference Input	MAN TW WWW	0.03		4.95	1.
Input Impedance	The COMP.	N.COM	28		k
	1.10 M. T. M. 10	-0.2	20	150	۴ ۱
Voltage Range	The second states and second s	-0.2		+5.2	

00Y.COM.TW

00X.COM.T

WWW.100X.

arameter	Conditions	Min	Тур	Max	Unit
Dynamic Performance	TW WWW 100Y.C	WLIN			
Bandwidth	ONL. THE WWW.L ON.	CON TW			
G = 1	ON.1	CON	2.7		MHz
G = 2	YOOL WW WILL	TIM	2.5		MHz
Gain Bandwidth Product	CONT. WWW.T	V.COM			
G = 4 to 128	COM11	- dOM.	7		MHz
Slew Rate	NUT WW 10	Mor. YO	1.1		V/µs
Output Characteristics	V.COM TW WWW.	NOV.			
Output Voltage High	$R_L = 100 \text{ k}\Omega$ to ground	4.9	4.94		V
WWW TW	$R_L = 10 k\Omega$ to ground	4.8	4.88		V
Output Voltage Low	$R_L = 100 \text{ k}\Omega \text{ to } 5 \text{ V}$	······································	60	100	mV
1001. ONIT	$R_L = 10 \text{ k}\Omega \text{ to } 5 \text{ V}$	V.100 TC	80	200	mV
Short-Circuit Current	100X. WILING WI	W.100Y.C	70		mA
Digital Interface	WW WT	Yoo.			
Input Voltage Low	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	WW.LOC		1.0	V
Input Voltage High	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.0			V
Setup Time to CS High	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	50			ns
Hold Time after CS High	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	20			ns
PERATIONAL AMPLIFIER	-W.1002. OM.1	1.10		DW-	- T
Input Characteristics	NT I DOY.COM TW	WW			
Offset Voltage, Vos	NWW.ICCONT.	WWW.	5	15	μV
Temperature Drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	W	0.01	0.06	μV/°C
Input Bias Current	WWW 100Y.CONTR	ANN.	250	500	pA
WW.ICC CONL.	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	WW		- 5	nA
Input Offset Current	W.100 L COM. I		20	100	рА
WWWWWWWWWWWWWWW	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	AL		0.5	nA
Input Voltage Range	WWW. DOV.COM TW	0.05		4.95	V
Open-Loop Gain	WW.100 COM.	100	120		V/mV
Common-Mode Rejection Ratio	WW 1007.0 M.TW	100	120		dB
Power Supply Rejection Ratio	WWW. ONY.COM TV	100	110		dB
Voltage Noise Density	CON.	XX.	20		nV/√Hz
Voltage Noise	f = 0.1 Hz to 10 Hz		0.4		μV p-p
Dynamic Performance	WWWWWWWWW	W7			T.M.
Gain Bandwidth Product	WWW.IC COM.		1.1		MHz
Slew Rate	W 1001. COM	1.1.1	0.5		V/µs
Output Characteristics	TW WWW 100Y.CO	MILL			001.00
Output Voltage High	$R_L = 100 \text{ k}\Omega$ to ground	4.9	4.96		V V.COM
W 11001.	$R_L = 10 k\Omega$ to ground	4.8	4.92		V
Output Voltage Low	$R_L = 100 \text{ k}\Omega \text{ to } 5 \text{ V}$	WIL	60	100	mV
WW.Ice CO	$R_L = 10 \text{ k}\Omega \text{ to } 5 \text{ V}$	Wm 100	80	200	mV
Short-Circuit Current	N.1	COM-	70		mA
TH AMPLIFIERS	-MIN MM 1002.	N.I.	4	N. Y	N.100X.
Power Supply	CONTRA MANNIE	1.00			Yook
Quiescent Current	COW1	TCOM.	4	5	mA
Quiescent Current (Shutdown)	NTN WT 100	N.	0.01	1	μΑ

WWW.100X.CC

1100Y.COM.TW

MT.M

oy.coM.T

Parameter	Conditions	Min	Тур	Max	Uni
INSTRUMENTATION AMPLIFIER	COOL WW WT	TT VO.			
Offset Voltage	$V_{OS} RTI = V_{OSI} + V_{OSO}/G$	V.COM.			
Input Offset, Vosi	OWLEN W 100	. M.I	4	15	μV
Average Temperature Drift	WWW WT	04.0	0.01	0.05	μV
Output Offset, Voso	CONTRACTION NAMES IN CONTRACT	COM	15	30	μV
Average Temperature Drift	COM.I.	LON CON	0.05	0.5	μV
Input Currents	WIN WIT	1001.00			
Input Bias Current	V CONL.	. V.CO	250	500	pА
	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V.100 - CO		5	nA
Input Offset Current	OX. WILL WWW	1007.0	20	100	pА
	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V.L ONY.C		0.5	nA
Gains	1, 2, 4, 8, 16, 32, 64, or 128	W. W.			
Gain Error	100 M.T.M.	100%			
G = 1	V.COM	WW.		0.05	%
G = 2 to 128	N.100 T. COM.I	.100 M		0.8	%
Gain Drift	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	N 1 100			
G = 1 to 32	W.L. COM. TW	WW	3.00	10	ppr
G = 64	W. LUU L. COM. L	I.WW.I	4	20	ppr
G = 128	100Y. ONLTW	N	10	30	ppr
CMRR	WM. LOW.COM	AM.			
G = 1	WN.100 COM. I	80			dB
G = 2	N IL 100Y. OM.TW	86			dB
G = 4	WV W. MONY.COM TW	92			dB
G = 8	WW.100 COM.	98			dB
G = 16	W 100Y. OM.TW	104			dB
G = 32	VIW	110			dB
G = 64	WW.100 COM.	110			dB
G = 128	W 1001. COM. I'	110			dB
Noise	$e_n = \sqrt{(e_{ni}^2 + (e_{no}/G)^2)}$ $V_{IN+}, V_{IN-} = 2.5 V, T_A = 25^{\circ}C$	W			doM
Input Voltage Noise, e _{ni}	f = 1 kHz	TW	40		nV/
	$f = 1 \text{ kHz}, T_A = -40^{\circ}\text{C}$	WT.	35		nV/
	f = 1 kHz, T _A = 125°C	1.1	48		nV/
	f = 0.1 Hz to 10 Hz	N.T.T	0.8		μV
Output Voltage Noise, eno	f = 1 kHz	WTA	72		nV/
	$f = 1 \text{ kHz}, T_A = -40^{\circ}\text{C}$	DNT.	62		nV/
	$f = 1 \text{ kHz}, T_A = 125^{\circ}\text{C}$	M	83		nV/
	f = 0.1 Hz to 10 Hz	WILL	1.4		μV
Current Noise	f = 10 Hz	COM	20		fA/-
Other Input Characteristics	N.T. 100 1	COM.L			N.10
Common-Mode Input Impedance	200 WW 100	I.C.	10 5		GΩ
Power Supply Rejection Ratio	DNT. WANNIN TO	100	115		dB
Input Operating Voltage Range	OMIN WW.10	0.05		2.95	V
Reference Input	WWW WT	Nov.YOU			
Input Impedance	COIL.	COM	28		kΩ
Voltage Range	N.I.	-0.2		+3.2	V
Voltage Range	CON. WWW.	-0.2	WTN	+3.2	V

00Y.COM.TW

0Y.COM.T

WWW.100Y

Parameter	Conditions	Min	Тур	Max	Unit
Dynamic Performance	NEW WWW. 100	T.I.			
Bandwidth	NI. WWW.IC	N.COM			
G = 1	N.1.	MOT TOM.	2.7		MHz
G = 2	WW WT	100X.	2.5		MHz
Gain Bandwidth Product	ON WWW.	CON.			
G = 4 to 128	CONT. TOWN	.100 _ cO	7		MHz
Slew Rate	WW WILL	V 100 Y.C	1.1		V/µs
Output Characteristics	LCOM. WW	N.L.CL			
Output Voltage High	$R_L = 100 \text{ k}\Omega$ to ground	2.9	2.94		V
MAN WWW	$R_{L} = 10 \text{ k}\Omega \text{ to ground}$	2.8	2.88		V
Output Voltage Low	$R_L = 100 \text{ k}\Omega \text{ to } 3 \text{ V}$	NN.	60	100	mV
V 100 1. COM. 1 W. 1	$R_L = 10 \text{ k}\Omega \text{ to } 3 \text{ V}$	WW.100	80	200	mV
Short-Circuit Current	N WILL V	11003	40	TW	mA
Digital Interface	N.COM.	WWW	N.CUM		
Input Voltage Low	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	W.100		0.7	v
Input Voltage High	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.3		N.T.	v
Setup Time to CS High	$T_A = -40^{\circ}$ C to +125°C	60			ns v
Hold Time after CS High	$T_A = -40^{\circ}$ C to +125°C	20			ns
PERATIONAL AMPLIFIERS	TA = =40 C t0 + 125 C	20	1007.0	-M.T	115
	WIN. LOON. TW	WWW			N
Input Characteristics	W.100 . COM.1	- W	1.100	CON.	
Offset Voltage, Vos	T 40%C to 125%C		5	15	μV
Temperature Drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$	NVN	0.01	0.06	μV/°C
Input Bias Current	W.100 COM.L		250	500	рА
WWWWWWWWWWWWWWWWWWWWW	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		11	5	nA
Input Offset Current	MWW.10 COM	N N	20	100	рА
	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			0.5	nA
Input Voltage Range	WWW 100Y.CONLT	0.05		2.95	V
Open-Loop Gain	WWW.LCOM.	100	120		V/mV
Common-Mode Rejection Ratio	W.100 L. COM	100	120		dB
Power Supply Rejection Ratio	WW 100Y.CO	100	110		dB
Voltage Noise Density	WWW.10 CON	VIT	27		nV/√Hz
Voltage Noise	f = 0.1 Hz to 10 Hz	M.L	0.6		μV p-р
Dynamic Performance	WW 100Y.CO	PEN			Or. OM.T
Gain Bandwidth Product	N. WWW.LC	Wn	1		MHz
Slew Rate	W.100 L	OMA	0.5		V/µs
Output Characteristics	WW 100Y.	MIL			1001.0
Output Voltage High	$R_L = 100 \text{ k}\Omega$ to ground	2.9	2.96		V.V.CO
W . 1001. ON	$R_{L} = 10 \text{ k}\Omega \text{ to ground}$	2.8	2.82		V CO
Output Voltage Low	$R_L = 100 \text{ k}\Omega \text{ to } 3 \text{ V}$	Y.U.	60	100	mV
CON COL	$R_L = 10 \text{ k}\Omega \text{ to } 3 \text{ V}$	V.COM	80	200	mV
Short-Circuit Current	MILL IN THE IN TO	MON.	40		mA
TH AMPLIFIERS	THE WAY	N/~ 1.100	T.V.		100×
Power Supply	OPT.	COM			You Y
Quiescent Current	WILL W	In , CON	3.5	4.5	mA
Quiescent Current (Shutdown)	MW WITH	1001.00	0.01	1	μΑ100
	Win In 1903	1.1 CO	0.01	•	T Mr.

WWW.100X.CC

L100Y.COM.TW

MT.TW

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	6V
Output Short-Circuit Current	Indefinite ¹
Input Voltage (Common-Mode)	$-V_{s} - 0.3 V$ to $+V_{s} + 0.3 V$
Differential Input Voltage	$-V_{s} - 0.3 V$ to $+V_{s} + 0.3 V$
Storage Temperature Range	–65°C to +150°C
Operational Temperature Range	-40°C to +125°C
Package Glass Transition Temperature	130°C
ESD (Human Body Model)	1.5 kV
ESD (Charged Device Model)	1.5 kV
ESD (Machine Model)	0.2 kV

 1 For junction temperatures between 105°C and 130°C, short-circuit operation beyond 1000 hours can impact part reliability.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 5.

Thermal Pad	θ」Α	Unit
Soldered to Board	54	°C/W
Not Soldered to Board	96	°C/W

The θ_{JA} values in Table 5 assume a 4-layer JEDEC standard board. If the thermal pad is soldered to the board, it is also assumed it is connected to a plane. θ_{JC} at the exposed pad is 6.3°C/W.

MAXIMUM POWER DISSIPATION


The maximum safe power dissipation for the AD8231 is limited by the associated rise in junction temperature (T_I) on the die. At approximately 130°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of 130°C for an extended period can result in a loss of functionality.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



100X.COM.TW

DOX.COM.T

W.100X.COM.TW **Table 6. Pin Function Descriptions**

Pin Number	Mnemonic	Description
1	NC	No Connect.
2	-INA (IN-AMP -IN)	Instrumentation Amplifier Negative Input.
3	+INA (IN-AMP +IN)	Instrumentation Amplifier Positive Input.
4	NC	No Connect.
5	SDN	Shutdown.
6	+INB	Operational Amplifier Positive Input.
7	-INB	Operational Amplifier Negative Input.
8	OUTB (OP AMP OUT)	Operational Amplifier Output.
9	REF COM	Instrumentation Amplifier Reference Pin. It should be driven with a low impedance. Output is referred to this pin.
10	OUTA (IN-AMP OUT)	Instrumentation Amplifier Output.
11	-Vs	Negative Power Supply. Connect to ground in single-supply applications.
12	+Vs	Positive Power Supply.
13	CS	Chip Select. Enables digital logic interface.
14	A0	Gain Setting Bit (LSB).
15	A1	Gain Setting Bit.
16	A2	Gain Setting Bit (MSB).

TYPICAL PERFORMANCE CHARACTERISTICS

INSTRUMENTATION AMPLIFIER PERFORMANCE CURVES




Figure 3. Instrumentation Amplifier CMR Distribution, G = 1




Figure 4. Instrumentation Amplifier Input Offset Voltage Distribution





Figure 5. Instrumentation Amplifier Output Offset Voltage Distribution






Figure 7. Instrumentation Amplifier Input Offset Voltage Drift, -40°C to +125°C




Figure 8. Instrumentation Amplifier Output Offset Drift, -40°C to +125°C





Figure 9. Instrumentation Amplifier Bias Current vs. Temperature













Figure 12. Instrumentation Amplifier Input Common-Mode Range vs. Output Voltage, $V_{REF} = 0 V$

































Figure 20. Instrumentation Amplifier Negative PSRR vs. Frequency

47






Figure 21. Instrumentation Amplifier 0.1 Hz to 10 Hz Noise












Figure 23. Instrumentation Amplifier Voltage Noise Spectral Density vs. Frequency, 5 V, 1 Hz to 1 MHz
















Figure 26. Instrumentation Amplifier Small Signal Pulse Response for Various Capacitive Loads, G = 1











06586-016








ov.com

WW.100






Figure 31. Instrumentation Amplifier Settling Time vs. Gain for a 4 V p-p Step, $V_5 = 5 V$






Figure 32. Instrumentation Amplifier Settling Time vs. Gain for a 2 V p-p Step, Vs = 3 V





100Y.COM.TW

Rev. A | Page 14 of 24

OPERATIONAL AMPLIFIER PERFORMANCE CURVES




Figure 35. Operational Amplifier Open-Loop Gain and Phase vs. Frequency, $V_S = 5 V$




Figure 36. Operational Amplifier Open-Loop Gain and Phase vs. Frequency, $V_S = 3 V$




Figure 37. Operational Amplifier Small Signal Response for Various Capacitive Loads, V_s = 5 V




Figure 38. Operational Amplifier Small Signal Response for Various Capacitive Loads, Vs = 3 V




Figure 39. Operational Amplifier Large Signal Transient Response, $V_{\rm S} = 5 V$








Figure 40. Operational Amplifier Large Signal Transient Response, $V_s = 3 V$

































48

PERFORMANCE CURVES VALID FOR BOTH AMPLIFIERS

N.COM.T



WWW.100Y.COM WWW.100Y.COM.TW




100Y.COM.TW

nov.com.T

WWW.100X

Figure 48. Channel Separation vs. Frequency WWW.100Y.C

THEORY OF OPERATION



AMPLIFIER ARCHITECTURE

The AD8231 is based on the classic 3-op amp topology. This topology has two stages: a preamplifier to provide amplification, followed by a difference amplifier to remove the common-mode voltage. Figure 49 shows a simplified schematic of the AD8231. The preamp stage is composed of Amplifier A1, Amplifier A2, and a digitally controlled resistor network. The second stage is a gain of 1 difference amplifier composed of Amplifier A3 and four 14 k Ω resistors. A1, A2, and A3 are all zero drift, rail-to-rail input, rail-to rail-output amplifiers.

The AD8231 design makes it extremely robust over temperature. The AD8231 uses an internal thin film resistor to set the gain. Because all of the resistors are on the same die, gain temperature drift performance and CMRR drift performance are better than can be achieved with topologies using external resistors. The AD8231 also uses an auto-zero topology to null the offsets of all its internal amplifiers. Because this topology continually corrects for any offset errors, offset temperature drift is nearly nonexistent.

The AD8231 also includes a free operational amplifier. Like the other amplifiers in the AD8231, it is a zero drift, rail-to-rail input, rail-to-rail output architecture.

GAIN SELECTION

The gain of the AD8231 is set by voltages applied to the A0, A1, and A2 pins. To change the gain, the \overline{CS} pin must be driven low. When the \overline{CS} pin is driven high, the gain is latched, and voltages at the A0 to A2 pins have no effect. Because the \overline{CS} pin is level sensitive rather than edge sensitive, it can also be tied permanently low. Table 7 shows the different gain settings.

The time required for a gain change is dominated by the settling time of the amplifier. The AD8231 takes about 200 ns to switch gains, after which the amplifier begins to settle. Refer to Figure 28 through Figure 32 to determine the settling time for different gains.

Table 7. Truth Table for AD8231 Gain Settings

CS	A2 🔨	A1	A0	Gain
Low	Low	Low	Low	01 ml
Low	Low	Low	High	2
Low	Low	High	Low	4
Low	Low	High	High	8
Low	High	Low	Low	16
Low	High	Low	High	32
Low	High	High	Low	64
Low	High	High	High	128
High	X	х	Х	No change

REFERENCE TERMINAL

The output voltage of the AD8231 is developed with respect to the potential on the reference terminal, which is useful when the output signal needs to be offset to a midsupply level. For example, a voltage source can be tied to the REF pin to levelshift the output so that the AD8231 can drive a single-supply ADC. The REF pin is protected with ESD diodes and should not exceed either $+V_S$ or $-V_S$ by more than 0.3 V.

For best performance, source impedance to the REF terminal should be kept below 1 Ω . As shown in Figure 49, the reference terminal, REF, is at one end of a 14 k Ω resistor. Additional impedance at the REF terminal adds to this 14 k Ω resistor and results in amplification of the signal connected to the positive input, causing a CMRR error.




Figure 50. Driving the Reference (REF)

LAYOUT

The AD8231 is a high precision device. To ensure optimum performance at the PCB level, care must be taken in the design of the board layout. The AD8231 pinout is arranged in a logical manner to aid in this task.

Power Supplies

The AD8231 should be decoupled with a $0.1 \,\mu\text{F}$ bypass capacitor between the two supplies. This capacitor should be placed as close as possible to Pin 11 and Pin 12, either directly next to the pins or beneath the pins on the backside of the board. The auto-zero architecture of the AD8231 requires a low ac impedance between the supplies. Long trace lengths to the bypass capacitor increase this impedance, which results in a larger input offset voltage.

A stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance.

Package Considerations

The AD8231 comes in a 4 mm \times 4 mm LFCSP. Beware of blindly copying the footprint from another 4 mm \times 4 mm LFCSP part; it cannot have the same thermal pad size and leads. Refer to the Outline Dimensions section to verify that the PCB symbol has the correct dimensions. Space between the leads and thermal pad should be kept as wide as possible for the best bias current performance.


Thermal Pad

The AD8231 4 mm \times 4 mm LFCSP comes with a thermal pad. This pad is connected internally to $-V_s$. The pad can either be left unconnected or connected to the negative supply rail. For high vibration applications, a landing is recommended.

Because the AD8231 dissipates little power, heat dissipation is rarely an issue. If improved heat dissipation is desired (for example, when ambient temperatures are near 125°C or when driving heavy loads), connect the thermal pad to the negative supply rail. For the best heat dissipation performance, the negative supply rail should be a plane in the board. See the Thermal Resistance section for thermal coefficients with and without the pad soldered.

INPUT BIAS CURRENT RETURN PATH

The input bias current of the AD8231 must have a return path to common. When the source, such as a thermocouple, cannot provide a return current path, one should be created, as shown in Figure 51.



INPUT PROTECTION

All terminals of the AD8231 are protected against ESD. In addition, the input structure allows for dc overload conditions a diode drop above the positive supply and a diode drop below the negative supply. Voltages beyond these limits cause the ESD diodes to conduct and current to flow. If overvoltage events are anticipated, an external resistor should be used in series with each of the inputs to limit the current to below 10 mA. Currents up to 100 mA can be sustained for a few seconds.

Note that if either input is brought below the negative supply to the point where the ESD diode turns on, the AD8231 output can phase-reverse.

RF INTERFERENCE

RF rectification is often a problem when amplifiers are used in applications where there are strong RF signals. The disturbance can appear as a small dc offset voltage. High frequency signals can be filtered with a low-pass, RC network placed at the input of the instrumentation amplifier, as shown in Figure 52. The filter limits the input signal bandwidth according to the following relationship

$$FilterFreq_{Diff} = \frac{1}{2\pi R(2C_D + C_C)}$$
$$FilterFreq_{CM} = \frac{1}{2\pi RC_C}$$

where $C_D \ge 10C_C$.




Figure 52. RFI Suppression

Figure 52 shows an example where the differential filter frequency is approximately 2 kHz, and the common-mode filter frequency is approximately 40 kHz.

Values of R and C_c should be chosen to minimize RFI. Mismatch between the $R \times C_c$ at the positive input and the $R \times C_c$ at the negative input degrades the CMRR of the AD8231. By using a value of C_D that is ten times larger than the value of C_c , the effect of the mismatch is reduced and performance is improved.

COMMON-MODE INPUT VOLTAGE RANGE

The 3-op amp architecture of the AD8231 applies gain and then removes the common-mode voltage. Therefore, internal nodes in the AD8231 experience a combination of both the gained signal and the common-mode signal. This combined signal can be limited by the voltage supplies even when the individual input and output signals are not. To determine whether the signal could be limited, refer to Figure 12 through Figure 14 or use the following formula

$$-V_{S} + 0.04 \text{ V} < V_{CM} \pm \frac{|V_{DIFF}| \times Gain}{2} < +V_{S} - 0.04 \text{ V}$$

If more common-mode range is required, the simplest solution is to apply less gain in the instrumentation amplifier. The extra op amp can be used to provide another gain stage after the in-amp. Because the AD8231 has good offset and noise performance at low gains, applying less gain in the instrumentation amplifier generally has a limited impact on the overall system performance.

REDUCING NOISE

Because the AD8231 has no 1/f noise, reducing the bandwidth corresponds directly to less noise. Table 8 shows the AD8231 performance at a gain of 1 at different bandwidths, assuming a 2-pole Butterworth filter roll off.

Bandwidth	Noise	SNR Single-	Ended ¹	SNR Diffe Output ²	erential
(Hz)	(µV rms)	dB	Bits	dB	Bits
1	0.07	148.3	24.3	154.3	25.3
3.2	0.12	143.2	23.5	149.2	24.5
10	0.21	138.3	22.7	144.3	23.7
32	0.37	133.2	21.8	139.2	22.8
100	0.66	128.3	21.0	137.63	22.0
320	1.17	123.2	20.2	129.2	21.2
1 k	2.07	118.3	19.3	124.3	20.3
3.2 k	3.71	113.2	18.5	119.2	19.5
10 k	6.55	108.3	17.7	117.3	18.7
32 k	11.73	103.2	16.9	109.2	17.9

Table 8. AI	08231 noise	at various	bandwidths
-------------	-------------	------------	------------

¹SNR for single-ended output configuration calculated with output signal of 4.8 V p-p, which corresponds to 1.697 V rms.

²SNR for differential output configuration calculated with output signal of 9.6 V p-p, which corresponds to 3.397 V rms.

The AD8231 has two clocks: an auto-zero clock at 3.4 kHz and a commutating clock at 54 kHz. While the auto-zero clock has negligible energy and can generally be ignored, the commutating clock has enough energy to significantly affect the noise of the part. Therefore, in applications where low noise is critical, limiting the bandwidth of the system below 54 kHz is recommended.

APPLICATIONS INFORMATION DIFFERENTIAL OUTPUT

Figure 53 shows how to create a differential output in-amp using the AD8231 uncommitted op amp. Because this configuration makes use of the reference terminal of the in-amp, errors from the op amp and resistor mismatch result in common-mode errors, rather than differential errors. Because common-mode errors are typically rejected by the next device in the signal chain, this circuit configuration adds almost no extra error.




Figure 53. Differential Output Using Operational Amplifier

MULTIPLEXING




Figure 54. Four AD8231s in Multiplexing Configuration

The outputs of both the AD8231 in-amp and op amp are high impedance in the shutdown state. This feature allows several AD8231s to be multiplexed together without any external switches. Figure 54 shows an example of such a configuration. All the outputs are connected together and only one amplifier is turned on at a time. This feature is analogous to the high-Z mode of the digital tristate logic.

The resistors in the AD8231 instrumentation amplifier create a resistive path from the output to the reference pin of about 100 k Ω . If a higher output impedance in shutdown mode is desired, the reference pin can be driven with the op amp of the AD8231. In this configuration, the output impedance in shutdown is several G Ω , and many thousand AD8231s can theoretically be multiplexed in such a way.

The AD8231 can enter and leave shutdown mode very quickly. However, when the amplifier wakes up and reconnects its input circuitry, the voltage at its internal input nodes changes dramatically. It takes time for the output of the amplifier to settle. Refer to Figure 28 through Figure 32 to determine the settling time for different gains. This settling time limits how quickly the AD8231 can be multiplexed with the SDN pin.

USING THE AD8231 WITH BIPOLAR SUPPLIES


The AD8231 can be used with bipolar supplies as long as the maximum voltage drop between the supply rails is kept below 6 V and all input voltages are kept within the supply rails.

With bipolar supplies, the acceptable levels for the digital inputs A0, A1, A2, \overline{CS} , and \overline{SDN} shift. Table 9 shows acceptable values for low and high signals for both single and dual supplies.

Table 9. Digital Pin Thresholds

DY. CONTRA	- C	w	H	igh
Supply Voltage (V)	Min (V)	Max (V)	Min (V)	Max (V)
0 to 5	0	+1	4	5
0 to 3	0	+0.8	2.2	3
-2.5 to +2.5	-2.5	-1.5	1.5	2.5
-1.5 to +1.5	-1.5	-0.7	0.7	1.5

When operating the AD8231 on dual supplies, a level-shift is typically needed from standard single-supply control logic. One easy way to accomplish the level-shift is through a single-pole, double-throw switch, such as the ADG633. Figure 55 shows an application schematic for ± 2.5 V operation.



V_{DIGITAL} IS THE DIGITAL SUPPLY VOLTAGE. IT CAN BE ANY VOLTAGE BETWEEN 2.5V AND 9.5V.

Figure 55. Converting Single-Supply Control Signals to Dual Supply.

SALLEN KEY FILTER

The extra op amp in the AD8231 can be used to create a 2-pole Sallen Key filter. Such a filter can remove excess noise or perform antialiasing before an analog-to-digital converter.

Figure 56 shows how to create a 2-pole low-pass Butterworth filter. Components R1, R2, C1, and C2 set the frequency of the filter. The ratio of R3 and R4 sets the peaking of the filter. If R4 equals 10 k Ω , R3 should equal 5.9 k Ω for an optimum 2-pole response.

Depending on the circuitry before and after the AD8231, a 3-pole filter can be possible. If the previous stage has a small output impedance, an additional pole can be added before the in amp (R6, R7, and C4). If the following stage has a high input impedance, an additional pole can be added after the op amp (R5 and C3). Peaking from the Sallen Key stage should be higher to compensate for the extra attenuation of the third pole; both R3 and R4 should be 10 k Ω for optimum response. Note that in addition to setting the peaking of the filter, the ratio R3/R4 also sets the dc gain: G = 1 + R3/R4. If lower dc gain is required, replace R1 with a voltage divider, where the output resistance of the divider is equal to the required value of R1.

Figure 56 shows a bias point connected to R4 and the in-amp reference. The filter stage amplifies the signal around this bias point. The bias point is typically midsupply and should be low impedance.

Table 10. Recommended Component Values for Butterworth
Low-Pass Filter in Figure 56

	NNN.	Ynn.	CO.	Option	al Poles	
	Sallen H	(ey	Before I	n-Amp	After O	p Amp
3 dB Freq	R1, R2 (kΩ)	C1, C2 (nF)	R6, R7 (kΩ)	C4 (nF)	R5 (kΩ)	C3 (nF)
32 Hz	499	10	499	4.7	49.9	100
100 Hz	158	10	158	4.7	16	100
320 Hz	49.9 🔨	10	49.9	4.7	4.99	100
1 kHz	158	1 NV	158	0.47	1.6	100
3.2 kHz	49.9	1	49.9	0.47	0.499	100
10 kHz	15.8	1	15.8	0.47	0.16	100
32 kHz	4.99	1	4.99	0.47	0.049	100





Figure 56. Butterworth Low-Pass Filter (Dotted Sections Indicate Optional Poles)

OUTLINE DIMENSIONS 001



WWW.100X

WWW.100Y.C

LOOX.COM.TW

oox.com.

cumPLIANT TO JEDEC STANDARDS MO-220-VGGC Figure 57. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm × 4 mm Body, Very Thin Quad (CP-16 4) WWW.100Y.COM.TW WWW.100Y.COM.TW Dimensions shown in millimeters

WWW.100Y.COM.TW **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD8231ACPZ-R71	-40°C to +125°C	16-Lead LFCSP_VQ, 7" Tape and Reel	CP-16-4
AD8231ACPZ-RL ¹	-40°C to +125°C	16-Lead LFCSP_VQ, 13"Tape and Reel	CP-16-4
AD8231ACPZ-WP1	-40°C to +125°C	16-Lead LFCSP_VQ, Waffle Pack	CP-16-4
AD8231-EVALZ ¹	WILLING WI	Evaluation Board	1.100 · COM. 1

WWW.100Y.COM.TW 1 Z = RoHS Compliant Part. WWW.100Y.COM.TW

