

# Wideband, High Output Current, Fast Settling Op Amp

AD842\*

#### 胜特力 FEATURES

胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

勝 特 力 材 料 886-3-5753170

AC PERFORMANCE

Gain Bandwidth Product: 80 MHz (Gain = 2) Fast Settling: 100 ns to 0.01% for a 10 V Step

Slew Rate: 375 V/μs

Stable at Gains of 2 or Greater

Full Power Bandwidth: 6.0 MHz for 20 V p-p

DC PERFORMANCE

Input Offset Voltage: 1 mV max Input Offset Drift: 14  $\mu$ V/°C Input Voltage Noise: 9 nV/ $\sqrt{\text{Hz}}$  typ

Open-Loop Gain: 90 V/mV into a 500  $\Omega$  Load

Output Current: 100 mA min

Quiescent Supply Current: 14 mA max

**APPLICATIONS** 

**Line Drivers** 

**DAC and ADC Buffers** 

**Video and Pulse Amplifiers** 

Available in Plastic DIP, Hermetic Metal Can,

Hermetic Cerdip, SOIC and LCC Packages and in

Chip Form

MIL-STD-883B Parts Available

Available in Tape and Reel in Accordance with

**EIA-481A Standard** 

#### PRODUCT DESCRIPTION

The AD842 is a member of the Analog Devices family of wide bandwidth operational amplifiers. This device is fabricated using Analog Devices' junction isolated complementary bipolar (CB) process. This process permits a combination of dc precision and wideband ac performance previously unobtainable in a monolithic op amp. In addition to its 80 MHz gain bandwidth, the AD842 offers extremely fast settling characteristics, typically settling to within 0.01% of final value in less than 100 ns for a 10 volt step.

The AD842 also offers a low quiescent current of 13 mA, a high output current drive capability (100 mA minimum), a low input voltage noise of 9  $\text{nV}\sqrt{\text{Hz}}$  and a low input offset voltage (1 mV maximum).

The 375 V/µs slew rate of the AD842, along with its 80 MHz gain bandwidth, ensures excellent performance in video and pulse amplifier applications. This amplifier is ideally suited for use in high frequency signal conditioning circuits and wide bandwidth active filters. The extremely rapid settling time of the AD842 makes this amplifier the preferred choice for data acquisition applications which require 12-bit accuracy. The

\*Covered by U.S. Patent Nos. 4,969,823 and 5,141,898.

#### REV. E


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### CONNECTION DIAGRAMS

Plastic DIP (N) Package LCC (E) Package and Cerdip (Q) Package AD842 13 BALANCE NC 2 BALANCE 3 12 NC 11 V+ -INPUT 4 NC 6 16 NC 10 OUTPUT +INPLIT 15 OUTPUT +IN 7 9 NC NC 7 8 NC TOP VIEW S S S S NC = NO CONNECT NC = NO CONNECT

TO-8 (H) Package

SOIC (R-16) Package



AD842 is also appropriate for other applications such as high speed DAC and ADC buffer amplifiers and other wide bandwidth circuitry.

#### APPLICATION HIGHLIGHTS

- 1. The high slew rate and fast settling time of the AD842 make it ideal for DAC and ADC buffers amplifiers, lines drivers and all types of video instrumentation circuitry.
- 2. The AD842 is a precision amplifier. It offers accuracy to 0.01% or better and wide bandwidth; performance previously available only in hybrids.
- 3. Laser-wafer trimming reduces the input offset voltage of 1 mV max, thus eliminating the need for external offset nulling in many applications.
- 4. Full differential inputs provide outstanding performance in all standard high frequency op amp applications where the circuit gain will be 2 or greater.
- 5. The AD842 is an enhanced replacement for the HA2542.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2000

# AD842—SPECIFICATIONS (@ $+25^{\circ}$ C and $\pm 15$ V dc, unless otherwise noted)

Model	Conditions	Min	AD842] Typ	/JR¹ Max	Min	AD842k Typ	Max	Min	AD842S <sup>2</sup> Typ	Max	Units
INPUT OFFSET VOLTAGE <sup>3</sup> Offset Drift	$T_{MIN}$ – $T_{MAX}$	TW	0.5 14	1.5 2.5/3	W.19	0.3	1.0 1.5	TW	0.5 14	1.5 3.5	mV mV μV/°C
INPUT BIAS CURRENT Input Offset Current	$T_{ ext{MIN}} - T_{ ext{MAX}}$ $T_{ ext{MIN}} - T_{ ext{MAX}}$	M.TV OM.T	4.2 0.1	8 10 <b>0.4</b> 0.5		3.5 0.05	5 6 0.2 0.3	M.TV	4.2 0.1	8 12 0.4 0.6	μΑ μΑ μΑ μΑ
INPUT CHARACTERISTICS Input Resistance Input Capacitance	Differential Mode	COM.	100 2.0		NV	100 2.0	00X.C	COM;	100 2.0		kΩ pF
INPUT VOLTAGE RANGE Common Mode Common-Mode Rejection	$V_{CM} = \pm 10 \text{ V}$ $T_{MIN} - T_{MAX}$	±10 86 80	115	V V	±10 90 86	115	1.100, 100,	±10 86 80	115		V dB dB
INPUT VOLTAGE NOISE Wideband Noise	f = 1 kHz 10 Hz to 10 MHz	00Y.C	9 28	IM		9 28	7.7	ON.CI	9 28	N	nV/√H μV rm
OPEN-LOOP GAIN	$V_{O} = \pm 10 \text{ V}$ $R_{LOAD} \ge 500 \Omega$ $T_{MIN} - T_{MAX}$	<b>40/30</b> 20/15	90	I.TW	50 25	90	WW.	40 20	90	LM	V/mV V/mV
OUTPUT CHARACTERISTICS Voltage Current	$R_{LOAD} \ge 500 \Omega$ $V_{OUT} = \pm 10 V$ Open Loop	±10 100	5 C	OM.TY	±10 100	5	MM	±10 100	X.CON	I.TW M.TW	V mA
FREQUENCY RESPONSE  Gain Bandwidth Product  Full Power Bandwidth <sup>4</sup> Rise Time <sup>5</sup> Overshoot <sup>5</sup> Slew Rate <sup>5</sup> Settling Time <sup>5</sup> Differential Gain  Differential Phase	$\begin{split} &V_{OUT} = 90 \text{ mV} \\ &V_{O} = 20 \text{ V p-p} \\ &R_{LOAD} \geq 500 \ \Omega \\ &A_{VCL} = -2 \\ &A_{VCL} = -2 \\ &A_{VCL} = -2 \\ &10 \text{ V Step} \\ &to \ 0.1\% \\ &to \ 0.01\% \\ &f = 4.4 \text{ MHz} \\ &f = 4.4 \text{ MHz} \end{split}$	4.7	80 6 10 20 375 80 100 0.015 0.035	.100 <sup>½</sup> . 1,00 <sup>½</sup> . 1,00 <sup>½</sup> .	4.7	80 6 10 20 375 80 100 0.015 0.035	4 4	4.7 300	80 6 10 20 375 80 100 0.015 0.035	ONATO COM.TO COM.TO Y.COM OY.COM	MHz MHz ns % V/µs ns ns ns Degre
POWER SUPPLY Rated Performance Operating Range Quiescent Current Power Supply Rejection Ratio	$T_{MIN}-T_{MAX}$ $V_{S} = \pm 5 \text{ V to } \pm 18 \text{ V}$ $T_{MIN}-T_{MAX}$	±5 86 80	±15 13/14 100	±18 14/16 16/19.5	±5 90 86	±15 13 105	±18 14 16	±5 86 80	±15 13 100	±18 14 19	V V mA mA dB
TEMPERATURE RANGE Rated Performance <sup>6</sup>	N.100X.COM		4	+75	0.10	OY.C	+75	<b>-55</b>	W	+125	°C
PACKAGE OPTIONS Plastic (N-14) Cerdip (Q-14) SOIC (R-16) Tape and Reel  TO-8 (H-12A) LCC (E-20A) Chips	WWW.100Y.CON WWW.100Y.CO WWW.100Y.CO	AD842JN AD842JQ AD842JR-16 AD842JR-16-REEL AD842JR-16-REEL7 AD842JH			AD842KN AD842KQ AD842KH		AD842SQ, AD842SQ/883B  AD842SH AD842SE/883B AD842SCHIPS			M.Y. M.TO. M.TO. 1700.	

THE 100Y.C-24.TW REV. E

WWW.100Y.COM.TW NOTES

AD842JR specifications differ from those of the AD842JN, JQ and JH due to the thermal characteristics of the SOIC package.

<sup>&</sup>lt;sup>2</sup>Standard Military Drawing available 5962-8964201xx

<sup>2</sup>A - (SE/883B); XA - (SH/883B); CA - (SQ/883B).

Input offset voltage specifications are guaranteed after 5 minutes at  $T_A$  = +25°C. Full power bandwidth = slew rate/2  $\pi$  V<sub>PEAK</sub>.

<sup>&</sup>lt;sup>5</sup>Refer to Figures 22 and 23.

<sup>&</sup>lt;sup>6</sup>"S" grade  $T_{MIN}$ - $T_{MAX}$  specifications are tested with automatic test equipment at  $T_A = -55$ °C and  $T_A = +125$ °C.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units.

Specifications subject to change without notice.

# ABSOLUTE MAXIMUM RATINGS¹ Supply Voltage ±18 V Internal Power Dissipation² 1.3 W Plastic (N) 1.3 W Cerdip (Q) 1.1 W TO-8 (H) 1.3 W SOIC (R) 1.3 W LCC (E) 1.0 W Input Voltage ± V<sub>S</sub> Differential Input Voltage ±6 V Storage Temperature Range Q, H, E Q, H, E -65°C to +150°C N, R -65°C to +125°C Junction Temperature +175°C Lead Temperature Range (Soldering 60 sec) +300°C

#### NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


 $^2$ Maximum internal power dissipation is specified so that  $T_J$  does not exceed +150°C at an ambient temperature of +25°C.

#### Thermal Characteristics:

	$\theta_{ m JC}$	$\theta_{\mathrm{JA}}$	$\theta_{SA}$					
Plastic Package	30°C/W	100°C/W						
Cerdip Package	30°C/W	110°C/W	38°C/W					
TO-8 Package	30°C/W	100°C/W	27°C/W					
16-Lead SOIC Package	30°C/W	100°C/W						
20-Lead LCC Package	35°C/W	150°C/W						
Recommended Heat Sink: Aavid Engineering© #602B								

#### METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



# AD842—Typical Characteristics (at $+25^{\circ}$ C and $V_s = \pm 15$ V, unless otherwise noted)




Figure 1. Input Common-Mode Range vs. Supply Voltage




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 4. Quiescent Current vs. Supply Voltage




Figure 5. Input Bias Current vs. Temperature




Figure 6. Output Impedance vs. Frequency




Figure 7. Quiescent Current vs. Temperature




Figure 8. Short-Circuit Current Limit vs. Temperature




Figure 9. Gain Bandwidth Product vs. Temperature




Figure 10. Open-Loop Gain and Phase Margin vs. Frequency




Figure 11. Open-Loop Gain vs. Supply Voltage




Figure 12. Power Supply Rejection vs. Frequency




Figure 13. Common-Mode Rejection vs. Frequency




Figure 14. Large Signal Frequency Response




Figure 15. Output Swing and Error vs. Settling Time




Figure 16. Harmonic Distortion vs. Frequency




Figure 17. Input Voltage vs. Frequency




Figure 18. Slew Rate vs. Temperature




Figure 19a. Inverting Amplifier Configuration (DIP Pinout)




Figure 19b. Inverter Large Signal Pulse Response




Figure 19c. Inverter Small Signal Pulse Response




Figure 20a. Noninverting Amplifier Configuration (DIP Pinout)




Figure 20b. Noninverting Large Signal Pulse Response




Figure 20c. Noninverting Small Signal Pulse Response

WWW.100Y.C=6-T.TW
WWW.100Y.C=6-T.TW

#### **OFFSET NULLING**

The input offset voltage of the AD842 is very low for a high speed op amp, but if additional nulling is required, the circuit shown in Figure 21 can be used.

#### **AD842 SETTLING TIME**

Figures 22 and 24 show the settling performance of the AD842 in the test circuit shown in Figure 23.

Settling time is defined as:

The interval of time from the application of an ideal step function input until the closed-loop amplifier output has entered and remains within a specified error band.

This definition encompasses the major components which comprise settling time. They include (1) propagation delay through the amplifier; (2) slewing time to approach the final output value; (3) the time of recovery from the overload associated with slewing and (4) linear settling to within the specified error band.

Expressed in these terms, the measurement of settling time is obviously a challenge and needs to be done accurately to assure the user that the amplifier is worth consideration for the application.




Figure 21. Offset Nulling (DIP Pinout)




Figure 22. 0.01% Settling Time




Figure 23. Settling Time Test Circuit

Figure 23 shows how measurement of the AD842's 0.01% settling in 100 ns was accomplished by amplifying the error signal from a false summing junction with a very high-speed proprietary hybrid error amplifier specially designed to enable testing of small settling errors. The device under test was driving a 300  $\Omega$  load. The input to the error amp is clamped in order to avoid possible problems associated with the overdrive recovery of the oscilloscope input amplifier. The error amp gains the error from the false summing junction by 15, and it contains a gain vernier to fine trim the gain.

Figure 24 shows the "long term" stability of the settling characteristics of the AD842 output after a 10 V step. There is no evidence of settling tails after the initial transient recovery time. The use of a junction isolated process, together with careful layout, avoids these problems by minimizing the effects of transistor isolation capacitance discharge and thermally induced shifts in circuit operating points. These problems do not occur even under high output current conditions.

#### GROUNDING AND BYPASSING

In designing practical circuits with the AD842, the user must remember that whenever high frequencies are involved, some




Figure 24. AD842 Settling Demonstrating No Settling

special precautions are in order. Circuits must be built with short interconnect leads. Large ground planes should be used whenever possible to provide a low resistance, low inductance circuit path, as well as minimizing the effects of high frequency coupling. Sockets should be avoided because the increased interlead capacitance can degrade bandwidth.

Feedback resistors should be of low enough value to assure that the time constant formed with the circuit capacitances will not limit the amplifier performance. Resistor values of less than 5 k $\Omega$  are recommended. If a larger resistor must be used, a small (<10 pF) feedback capacitor connected in parallel with the feedback resistor,  $R_F$ , may be used to compensate for these stray capacitances and optimize the dynamic performance of the amplifier in the particular application.

Power supply leads should be bypassed to ground as close as possible to the amplifier pins. A  $2.2 \,\mu\text{F}$  capacitor in parallel with a  $0.1 \,\mu\text{F}$  ceramic disk capacitor is recommended.

#### CAPACITIVE LOAD DRIVING ABILITY

Like all wideband amplifiers, the AD842 is sensitive to capacitive loading. The AD842 is designed to drive capacitive loads of up to 20 pF without degradation of its rated performance. Capacitive loads of greater than 20 pF will decrease the dynamic performance of the part although instability should not occur unless the load exceeds 100 pF.

#### **USING A HEAT SINK**

The AD842 draws less quiescent power than most precision high speed amplifiers and is specified for operation without a heat sink. However, when driving low impedance loads, the current to the load can be 10 times the quiescent current. This will create a noticeable temperature rise. Improved performance can be achieved by using a small heat sink such as the Aavid Engineering #602B.

#### TERMINATED LINE DRIVER

The AD842 is optimized for high speed line driver applications. Figure 25 shows the AD842 driving a doubly terminated cable in a gain-of-2 follower configuration. The AD842 maintains a typical slew rate of 375 V/ $\mu$ s, which means it can drive a  $\pm 10$  V, 6.0 MHz signal or a  $\pm 3$  V, 19.9 MHz signal.

The termination resistor,  $R_T$ , (when equal to the characteristic impedance of the cable) minimizes reflections from the far end of the cable. A back-termination resistor ( $R_{BT}$ , also equal to the characteristic impedance of the cable) may be placed between the AD842 output and the cable in order to damp any stray signals caused by a mismatch between  $R_T$  and the cable's characteristic impedance. This will result in a "cleaner" signal. With this circuit, the voltage on the line equals  $V_{IN}$  because one half of  $V_{OUT}$  is dropped across  $R_{BT}$ .

The AD842 has  $\pm 100$  mA minimum output current and, therefore, can drive  $\pm 5$  V into a 50  $\Omega$  cable.

The feedback resistors, R1 and R2, must be chosen carefully. Large value resistors are desirable in order to limit the amount of current drawn from the amplifier output. But large resistors can cause amplifier instability because the parallel resistance R1  $\parallel$ R2 combines with the input capacitance (typically 2–5 pF) to create an additional pole. Also, the voltage noise of the AD842 is equivalent to a 5 k $\Omega$  resistor, so large resistors can significantly increase the system noise. Resistor values of 1 k $\Omega$  or 2 k $\Omega$  are recommended.

If termination is not used, cables appear as capacitive loads and can be decoupled from the AD842 by a resistor in series with the output.





Figure 25. Line Driver Configuration

\_8\_ REV. E

#### **OVERDRIVE RECOVERY**

Figure 26 shows the overdrive recovery capability of the AD842. Typical recovery time is 80 ns from negative overdrive and 400 ns from positive overdrive.



WWW.100Y.COM.TW




Figure 27. Overdrive Recovery Test Circuit


WWW.100Y.COM

WWW.100Y.COM.TW WWW.100Y.COM.TW 100Y.COV-9-REV. E


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


#### 14-Lead Plastic Package (N-14)




14-Lead Cerdip Package (Q-14)



#### 16-Lead SOIC Package (R-16)




# 20-Terminal Leadless Ceramic Chip Carrier Package (E-20A)



#### 12-Lead Metal Can Package (TO-8 Style)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



MW.1007.C-10-