

60 MHz 2000 V/µs Monolithic Op Amp AD844

FEATURES

Wide bandwidth 60 MHz at gain of -1 33 MHz at gain of -10 Slew rate: 2000 V/μs 20 MHz full power bandwidth, 20 V p-p, RL = 500 Ω Fast settling: 100 ns to 0.1% (10 V step) Differential gain error: 0.03% at 4.4 MHz Differential phase error: 0.16° at 4.4 MHz Low offset voltage: 150 μV maximum (B Grade) Low quiescent current: 6.5 mA Available in tape and reel in accordance with EIA-481-A standard

APPLICATIONS

Flash ADC input amplifiers High speed current DAC interfaces Video buffers and cable drivers Pulse amplifiers

GENERAL DESCRIPTION

The AD844 is a high speed monolithic operational amplifier fabricated using the Analog Devices, Inc., junction isolated complementary bipolar (CB) process. It combines high bandwidth and very fast large signal response with excellent dc performance. Although optimized for use in current-to-voltage applications and as an inverting mode amplifier, it is also suitable for use in many noninverting applications.

The AD844 can be used in place of traditional op amps, but its current feedback architecture results in much better ac performance, high linearity, and an exceptionally clean pulse response.

This type of op amp provides a closed-loop bandwidth that is determined primarily by the feedback resistor and is almost independent of the closed-loop gain. The AD844 is free from the slew rate limitations inherent in traditional op amps and other current-feedback op amps. Peak output rate of change can be over 2000 V/ μ s for a full 20 V output step. Settling time is typically 100 ns to 0.1%, and essentially independent of gain. The AD844 can drive 50 Ω loads to ± 2.5 V with low distortion and is short-circuit protected to 80 mA.

The AD844 is available in four performance grades and three package options. In the 16-lead SOIC (RW) package, the AD844J is specified for the commercial temperature range of 0°C to 70°C.

Rev. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

FUNCTIONAL BLOCK DIAGRAMS





Figure 1. 8-Lead PDIP (N) and 8-Lead CERDIP (Q) Packages



The AD844A and AD844B are specified for the industrial temperature range of -40° C to $+85^{\circ}$ C and are available in the CERDIP (Q) package. The AD844A is also available in an 8-lead PDIP (N). The AD844S is specified over the military temperature range of -55° C to $+125^{\circ}$ C. It is available in the 8-lead CERDIP (Q) package. A and S grade chips and devices processed to MIL-STD-883B, Rev. C are also available.

PRODUCT HIGHLIGHTS

- 1. The AD844 is a versatile, low cost component providing an excellent combination of ac and dc performance.
- 2. It is essentially free from slew rate limitations. Rise and fall times are essentially independent of output level.
- The AD844 can be operated from ±4.5 V to ±18 V power supplies and is capable of driving loads down to 50 Ω, as well as driving very large capacitive loads using an external network.
- The offset voltage and input bias currents of the AD844 are laser trimmed to minimize dc errors; V_{os} drift is typically 1 μV/°C and bias current drift is typically 9 nA/°C.
- The AD844 exhibits excellent differential gain and differential phase characteristics, making it suitable for a variety of video applications with bandwidths up to 60 MHz.
- The AD844 combines low distortion, low noise, and low drift with wide bandwidth, making it outstanding as an input amplifier for flash analog-to-digital converters (ADCs).

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©1989–2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

TADLE OF CONTENTS	MWN
TABLE OF CONTENTS	
Features	R
Applications1	R
Functional Block Diagrams1	C
General Description	R
Product Highlights 1	NN
Revision History 2	Usir
Specifications	В
Absolute Maximum Ratings5	I. Ir
Metallization Photograph5	D
ESD Caution	Se
Typical Performance Characteristics	D
Inverting Gain-of-1 AC Characteristics	N
Inverting Gain-of-10 AC Characteristics9	v
Inverting Gain-of-10 Pulse Response	N.COH
Noninverting Gain-of-10 AC Characteristics	20
Understanding the AD84412	Out
Open-Loop Behavior12	0
DEVICION UICTORY 1002 COM TW	

OX.COM.TW

.100Y.CO

N	WWW.100Y.COM.TW	
1	Response as an Inverting Amplifier	12
1	Response as an I-V Converter	13
1	Circuit Description of the AD844	13
1	Response as a Noninverting Amplifier	14
	Noninverting Gain of 100	
2	Using the AD844	15
3	Board Layout	
5	Input Impedance	
50	Driving Large Capacitive Loads	15
5COM	Settling Time	15
6 .CO	DC Error Calculation	16
8	Noise	
9	Video Cable Driver Using ±5 V Supplies	16
10 00 Y.C	High Speed DAC Buffer	17
.,11.100%.	20 MHz Variable Gain Amplifier	17
12	Outline Dimensions	19
12	Ordering Guide	20

100Y.COM.TW

100X.COM.TV

WWW.100Y.C

WWW.100Y.COM.TW

REVISION HISTORY
2/09—Rev. E to Rev F
Updated FormatUniversal
Changes to Features Section 1
Changes to Differential Phase Error Parameter, Table 1
Changes to Figure 13
Changes to Figure 18
Changes to Figure 23 and Figure 2411
Changes to Figure 42 and High Speed DAC Buffer Section 17
Updated Outline Dimensions 19
Changes to Ordering Guide

/03 Data Sheet changed from REV. D to REV. I	
Jpdated Features	1
Edit to TPC 18	7
Edits to Figure 13 and Figure 14	
Jpdated Outline Dimensions	
1/01 Data Sheet changed from REV. C to REV. Edits to Specifications	
dits to Absolute Maximum Ratings	3
and to modelate manimum ratings	

SPECIFICATIONS

JOY.COM.TW $T_A = 25^{\circ}C$ and $V_S = \pm 15 V$ dc, unless otherwise noted. _ Junei

DY.COM.T

100X.C

Table 1.	1001.	1			N.100	N.V	MTY	N Let			1
Parameter	Conditions	AD8 Min	344J/AD Typ	844A Max	Min	AD844 Typ	B Max	Min	AD8449 Typ	5 Max	Unit
INPUT OFFSET VOLTAGE ¹			50	300		50	150		50	300	μV
	W.100 ~ CO	NI.	75	500	N.N.,	75	200	W	125	500	μV
vs. Temperature	.1001.C	MT	1.		W	.110	5		1	5	μV/°C
vs. Supply	5 V to 18 V	ant 1	W			N 1005		NT.			
Initial	WW. LON	Ow.	4	20	WW	4	10	17.	4	20	μV/V
T _{MIN} to T _{MAX}	WW.100	COM	4			4	10	Nr.	4	20	μV/V
vs. Common Mode	V _{CM} = ±10 V				N.			DM.T			
Initial	WWW.		10	35	W	10	20	-NK	10	35	μV/V
T _{MIN} to T _{MAX}	WW.100		10		~	10	20	COM.	10	35	μV/V
INPUT BIAS CURRENT	10		OW.T			WIT	100	CON			
Negative Input Bias Current ¹	WWW	04.0	200	450		150	250		200	450	nA
T _{MIN} to T _{MAX}	WWW.L	.vol	800	1500		750	1100	V.CU	1900	2500	nA
vs. Temperature	W.	100	9			9	15	J CC	20	30	nA/°C
vs. Supply	5 V to 18 V	1001						01.~			
Initial	WWW	1.00	175	250		175	200	Nov.C	175	250	nA/V
	(Internet)	1.100	220		N	220	240	N.	220	300	nA/V
vs. Common Mode	$V_{CM} = \pm 10 V$	N.10						700			
Initial	VW WY		90	160	N	90	110	1001	90	160	nA/V
T _{MIN} to T _{MAX}	IX- IX-	WW.	110		W	110	150		120	200	nA/V
Positive Input Bias Current ¹		W	150	400		100	200	N.10	100	400	nA
	V WT		350	700	NT.	300	500	W10	800	1300	nA
vs. Temperature		WW	3		10	3	7		7.	15	nA/°C
vs. Supply	5 V to 18 V		1,100	20.00	Mr. r			WW.		CONT	TAN.
Initial	M.T.W	W		150	M.T	80	100	N	80	150	nA/V
	V HOW	W	100		- 1	100	120		120	200	nA/V
vs. Common Mode	$V_{CM} = \pm 10 V$		00	150	COM	00	100	WW	00	SICO	
Initial	COM.TW	N	90 120	150	CON	90 130	120		90	150	nA/V
	T.I.		130	1001		130	190	N.	140	200	nA/V
INPUT CHARACTERISTICS	CONTINU				I.CU			W			
Input Resistance Negative Input	COM		50	65		50	65		50	65	
Positive Input	M.I.M.	7	50 10	05	7	10	05	7	10	05	Ω ΜΩ
Input Capacitance	NY.COM TY	ĺ ′	10		Nov.C			ľ 🔹	10		1417 5
Negative Input	COM.	N	2		No.	CON'			2		pF
Positive Input	N.M.T		2		100 1	201			2		pr pF
Input Common-Mode Voltage Range	100Y.COM.	±10			±10	V.CO		±10	1 W-		V
INPUT VOLTAGE NOISE	f≥1 kHz		2		1.10	2	JM.	N	2	WW.	nV/√ŀ
INPUT CURRENT NOISE	1001.	1.1			. w.1	10×	.Mo.			WIR.	100.1
Negative Input	f≥1 kHz	177	10			10		W	10		pV/√ŀ
Positive Input	f≥1 kHz	Mr.	12		WW.	12		W	12		pV/√⊦
OPEN-LOOP TRANSRESISTANCE	$V_{OUT} = \pm 10 V$	M.T			WIN	1.700 .	CON		ſ		1.10
	$R_L = 500 \Omega$	2.2	3.0		2.8	3.0		2.2	3.0		MΩ
T _{MIN} to T _{MAX}	WWW.WWW	1.3	2.0		1.6	2.0		1.3	1.6		MΩ
Transcapacitance	W.100 1.	CON	4.5		1	4.5		W.,	4.5		pF
DIFFERENTIAL GAIN ERROR ²	f = 4.4 MHz		0.03		NV Y	0.03	00		0.03		%
DIFFERENTIAL PHASE ERROR ²	f = 4.4 MHz	1.00	0.16	N	V	0.16			0.16		Degre

100Y.COM.TW

LOOY.COM.T

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.CC

	AD844J/AD844A				N.100	AD8448	3	đ			
Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
FREQUENCY RESPONSE	N.LOOY.COP	WT		WV	11.2	NOY.C		N			
Small Signal Bandwidth ^{3, 4}	W.IV CO	W1	Nco		N.N.			W	60		
Gain = -1	W.1001.	M.L	60		W.	60			60 22		MHz
Gain = -10			33	1		33		NT.	33		MHz
TOTAL HARMONIC DISTORTION	f = 100 kHz, 2 V rms⁵	ON	0.005		NWN	0.005	Y.COr	VT.I	0.005		%
SETTLING TIME	WWW.LOW	COM			NN			T			
10 V Output Step	±15 V supplies	100						0_{M}			
Gain = -1 , to $0.1\%^5$	WW 100		100			100		Mo	100		ns
Gain = -10 , to $0.1\%^6$	WWW.	N.CU	100		W	100			100		ns
2 V Output Step	±5 V supplies							COM			
Gain = -1 , to $0.1\%^5$	W	01.	110			110		100	110		ns
Gain = -10 , to $0.1\%^6$	WWW	.Yaos	100	WT		100	0011		100		ns
OUTPUT SLEW RATE	Overdriven input	1200	2000	WL	1200	2000	10	1200	2000	N	V/µs
FULL POWER BANDWIDTH	THD = 3%		1.00	VT.		NN		NY.C	- 1	C.M.	
$V_{OUT} = 20 V p - p^5$	$V_s = \pm 15 V$	1.100	20		1	20			20		MHz
$V_{OUT} = 2 V p - p^5$	$V_s = \pm 5 V$	×10	20			20		100 1.	20		MHz
OUTPUT CHARACTERISTICS	NN NN		nY.C		N			1001		NT.N	
Voltage	$R_L=500\;\Omega$	±10	±11		±10	±11		±10	±11		V
Short-Circuit Current	The M	-TN	80		1.1.	80		N.100	80		mA
T _{MIN} to T _{MAX}	V WT		60		WT	60		10	60		mA
Output Resistance	Open loop	WWW	15		W.	15		11.5	15		Ω
POWER SUPPLY	M.L.		N.100		Nr.		~1	NN^{3}		COM.	
Operating Range	WIN	±4.5		±18	±4.5		±18	±4.5		±18	V
Quiescent Current	Wm	W	6.5	7.5	0.00	6.5	7.5	N. I.	6.5	7.5	mA
T _{MIN} to T _{MAX}	OMIT		7.5	8.5	OM.	7.5	8.5	VIVI	7.5	8.5	mA

ov.com.

DOX.COM.

WWW.100

N.COM.T

WWW.100Y.COM.TW ³ For gain = -1, input signal = 0 dBm, $C_L = 10$ pF, $R_L = 500 \Omega$, $R1 = 500 \Omega$, and $R2 = 500 \Omega$ in Figure 29. ⁴ For gain = -10, input signal = 0 dBm, C_L =10 pF, R_L = 500 Ω , R1 = 500 Ω , and R2 = 50 Ω in Figure 29.

WWW.100Y.COM.TW 5 C_L = 10 pF, R_L = 500 $\Omega,$ R1 = 1 k $\Omega,$ R2 = 1 k Ω in Figure 29.

 6 C_L = 10 pF, R_L = 500 Ω, R1 = 500 Ω, R2 = 50 Ω in Figure 29.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Ratings
Supply Voltage	±18 V
Power Dissipation ¹	1.1 W
Output Short-Circuit Duration	Indefinite
Input Common-Mode Voltage	±Vs
Differential Input Voltage	6V
Inverting Input Current	N.COM
Continuous	5 mA
Transient	10 mA
Storage Temperature Range (Q)	-65°C to +150°C
Storage Temperature Range (N, RW)	-65°C to +125°C
Lead Temperature (Soldering, 60 sec)	300°C
ESD Rating	1000 V


¹ 28-lead PDIP package: $\theta_{JA} = 90^{\circ}$ C/W. 8-lead CERDIP package: $\theta_{JA} = 110^{\circ}$ C/W. 16-lead SOIC package: $\theta_{JA} = 100^{\circ}$ C/W.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

METALLIZATION PHOTOGRAPH

Contact factory for latest dimensions.

Dimensions shown in inches and (millimeters).



ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$ and $V_S = \pm 15$ V, unless otherwise noted.




Figure 4. –3 dB Bandwidth vs. Supply Voltage, $R1 = R2 = 500 \Omega$









Figure 5. Harmonic Distortion vs. Input Frequency, $R1 = R2 = 1 k\Omega$
















140 -012

0897





Figure 10. Inverting Input Bias Current (IBN) and Noninverting Input Bias Current (IBP) vs. Temperature



WWW.100Y.COM.TW Figure 11. Output Impedance vs. Frequency, Gain = -1, $R1 = R2 = 1 k\Omega$ WWW.100Y.COM.TW

100Y.COM.TW

40

35

30

20 -3dB

15

10

-60 -40 -20 0 20 40 60 80 100 120

(ZHW)

BANDWIDTH 25 $V_S = \pm 15V$

 $V_S = \pm 5V$

TEMPERATURE (-°C)

Figure 12. –3 dB Bandwidth vs. Temperature, Gain = –1, R1 = R2 = 1 k Ω

WWW.1007

INVERTING GAIN-OF-1 AC CHARACTERISTICS




Figure 13. Inverting Amplifier, Gain of -1 (R1 = R2)







Figure 14. Gain vs. Frequency for Gain = -1, $R_L = 500 \Omega$, $C_L = 0 pF$







100X.COM.TW

WWW.100X

Figure 16. Large Signal Pulse Response, Gain = -1, R1 = R2 = 1 k Ω







Figure 17. Small Signal Pulse Response, Gain = -1, $R1 = R2 = 1 k\Omega$ WWW.100Y.COM.TW WWW.100Y.COM.T


INVERTING GAIN-OF-10 AC CHARACTERISTICS

N.COM.T










100Y.COM.TW


00Y.COM.

WWW.100X

INVERTING GAIN-OF-10 PULSE RESPONSE



DY.COM.T



100Y.COM.TW

00Y.COM.T

WWW.100X.C

Figure 22. Small Signal Pulse Response, Gain = -10, $R_L = 500 \Omega$ WWW.100Y.COM

WWW.100Y.COM.TW WWW.100Y WWW.100Y.COM.

NONINVERTING GAIN-OF-10 AC CHARACTERISTICS







Figure 23. Noninverting Gain of +10 Amplifier








ov.com.

Figure 26. Noninverting Amplifier Large Signal Pulse Response, Gain = +10, $R_L = 500 \,\Omega$



UNDERSTANDING THE AD844

The AD844 can be used in ways similar to a conventional op amp while providing performance advantages in wideband applications. However, there are important differences in the internal structure that need to be understood to optimize the performance of the AD844 op amp.

OPEN-LOOP BEHAVIOR

Figure 28 shows a current feedback amplifier reduced to essentials. Sources of fixed dc errors, such as the inverting node bias current and the offset voltage, are excluded from this model. The most important parameter limiting the dc gain is the transresistance, Rt, which is ideally infinite. A finite value of Rt is analogous to the finite open-loop voltage gain in a conventional op amp.

The current applied to the inverting input node is replicated by the current conveyor to flow in Resistor Rt. The voltage developed across Rt is buffered by the unity gain voltage follower. Voltage gain is the ratio R_t/R_{IN} . With typical values of $R_t = 3 M\Omega$ and $R_{IN} = 50 \Omega$, the voltage gain is about 60,000. The open-loop current gain, another measure of gain that is determined by the beta product of the transistors in the voltage follower stage (see Figure 31), is typically 40,000.




Figure 28. Equivalent Schematic

The important parameters defining ac behavior are the transcapacitance, Ct, and the external feedback resistor (not shown). The time constant formed by these components is analogous to the dominant pole of a conventional op amp and thus cannot be reduced below a critical value if the closed-loop system is to be stable. In practice, Ct is held to as low a value as possible (typically 4.5 pF) so that the feedback resistor can be maximized while maintaining a fast response. The finite RIN also affects the closed-loop response in some applications.

The open-loop ac gain is also best understood in terms of the transimpedance rather than as an open-loop voltage gain. The open-loop pole is formed by Rt in parallel with Ct. Because Ct is typically 4.5 pF, the open-loop corner frequency occurs at about 12 kHz. However, this parameter is of little value in determining the closed-loop response.

RESPONSE AS AN INVERTING AMPLIFIER

Figure 29 shows the connections for an inverting amplifier. Unlike a conventional amplifier, the transient response and the small signal bandwidth are determined primarily by the value of the external feedback resistor, R1, rather than by the ratio of R1/R2 as is customarily the case in an op amp application. This is a direct result of the low impedance at the inverting input. As with conventional op amps, the closed-loop gain is -R1/R2.

The closed-loop transresistance is the parallel sum of R1 and Rt. Because R1 is generally in the range of 500 Ω to 2 k Ω and R_t is about 3 M Ω , the closed-loop transresistance is only 0.02% to 0.07% lower than R1. This small error is often less than the resistor tolerance.

When R1 is fairly large (above 5 k Ω) but still much less than R_t, the closed-loop HF response is dominated by the time constant R1 Ct. Under such conditions, the AD844 is overdamped and provides only a fraction of its bandwidth potential. Because of the absence of slew rate limitations under these conditions, the circuit exhibits a simple single-pole response even under large signal conditions.

In Figure 29, R3 is used to properly terminate the input if desired. R3 in parallel with R2 gives the terminated resistance. As R1 is lowered, the signal bandwidth increases, but the time constant R1 Ct becomes comparable to higher order poles in the closedloop response. Therefore, the closed-loop response becomes complex, and the pulse response shows overshoot. When R2 is much larger than the input resistance, R_{IN}, at Pin 2, most of the feedback current in R1 is delivered to this input, but as R2 becomes comparable to RIN, less of the feedback is absorbed at Pin 2, resulting in a more heavily damped response. Consequently, for low values of R2, it is possible to lower R1 without causing instability in the closed-loop response. Table 3 lists combinations of R1 and R2 and the resulting frequency response for the circuit of Figure 29. Figure 16 shows the very clean and fast ± 10 V pulse response of the AD844.




Table 3. Gain vs. Bandwidth

Gain	R1	R2	BW (MHz)	GBW (MHz)
-1	1 kΩ	1 kΩ	35	35
(-1	500 Ω	500 Ω	60	60
-2	2 kΩ	1 kΩ	15	30
-2	1 kΩ	500 Ω	30	60
-5	5 kΩ	1 kΩ 🚽	5.2	26
-5	500 Ω	100 Ω	49	245
-10	1 kΩ	100 Ω	23	230
-10 C	500 Ω	50 Ω	33	330
-20	1 kΩ	50 Ω	21	420
-100	5 kΩ	50 Ω	3.2	320

RESPONSE AS AN I-V CONVERTER

The AD844 works well as the active element in an operational current-to-voltage converter, used in conjunction with an external scaling resistor, R1, in Figure 30. This analysis includes the stray capacitance, Cs, of the current source, which may be a high speed DAC. Using a conventional op amp, this capacitance forms a nuisance pole with R1 that destabilizes the closed-loop response of the system. Most op amps are internally compensated for the fastest response at unity gain, so the pole due to R1 and Cs reduces the already narrow phase margin of the system. For example, if R1 is 2.5 k Ω , a C_s of 15 pF places this pole at a frequency of about 4 MHz, well within the response range of even a medium speed operational amplifier. In a current feedback amp, this nuisance pole is no longer determined by R1 but by the input resistance, R_{IN}. Because this is about 50 Ω for the AD844, the same 15 pF forms a pole at 212 MHz and causes little trouble. It can be shown that the response of this system is:

$$V_{OUT} = I_{sig} \frac{K R I}{\left(1 + s_{Td}\right) \left(1 + s_{Tn}\right)}$$

where:

K is a factor very close to unity and represents the finite dc gain of the amplifier.


Td is the dominant pole.

Tn is the nuisance pole.

$$K = \frac{R_t}{R_t + R_1}$$
$$Td = KR1C_t$$
$$Tn = R_{IN}C_s \text{ (assuming } R_{IN} << R_1\text{)}$$

Using typical values of $R1 = 1 \text{ k}\Omega$ and $R_t = 3 \text{ M}\Omega$, K = 0.9997; in other words, the gain error is only 0.03%. This is much less than the scaling error of virtually all DACs and can be absorbed, if necessary, by the trim needed in a precise system.

In the AD844, R_t is fairly stable with temperature and supply voltages, and consequently the effect of finite gain is negligible unless high value feedback resistors are used. Because that results in slower response times than are possible, the relatively low value of Rt in the AD844 is rarely a significant source of error.



CIRCUIT DESCRIPTION OF THE AD844

A simplified schematic is shown in Figure 31. The AD844 differs from a conventional op amp in that the signal inputs have radically different impedance. The noninverting input (Pin 3) presents the usual high impedance. The voltage on this input is transferred to the inverting input (Pin 2) with a low offset voltage, ensured by the close matching of like polarity transistors operating under essentially identical bias conditions. Laser trimming nulls the residual offset voltage, down to a few tens of microvolts. The inverting input is the common emitter node of a complementary pair of grounded base stages and behaves as a current summing node. In an ideal current feedback op amp, the input resistance is zero. In the AD844, it is about 50 Ω .

A current applied to the inverting input is transferred to a complementary pair of unity-gain current mirrors that deliver the same current to an internal node (Pin 5) at which the full output voltage is generated. The unity-gain complementary voltage follower then buffers this voltage and provides the load driving power. This buffer is designed to drive low impedance loads, such as terminated cables, and can deliver ±50 mA into a 50 Ω load while maintaining low distortion, even when operating at supply voltages of only ±6 V. Current limiting (not shown) ensures safe operation under short-circuited conditions.




Figure 31. Simplified Schematic

It is important to understand that the low input impedance at the inverting input is locally generated and does not depend on feedback. This is very different from the virtual ground of a conventional operational amplifier used in the current summing mode, which is essentially an open circuit until the loop settles. In the AD844, transient current at the input does not cause voltage spikes at the summing node while the amplifier is settling. Furthermore, all of the transient current is delivered to the slewing (TZ) node (Pin 5) via a short signal path (the grounded base stages and the wideband current mirrors).

The current available to charge the capacitance (about 4.5 pF) at the TZ node is always proportional to the input error current, and the slew rate limitations associated with the large signal response of the op amps do not occur. For this reason, the rise and fall times are almost independent of signal level. In practice, the input current eventually causes the mirrors to saturate. When using ± 15 V supplies, this occurs at about 10 mA (or ± 2200 V/µs). Because signal currents are rarely this large, classical slew rate limitations are absent.

This inherent advantage is lost if the voltage follower used to buffer the output has slew rate limitations. The AD844 is designed to avoid this problem, and as a result, the output buffer exhibits a clean large signal transient response, free from anomalous effects arising from internal saturation.

RESPONSE AS A NONINVERTING AMPLIFIER

Because current feedback amplifiers are asymmetrical with regard to their two inputs, performance differs markedly in noninverting and inverting modes. In noninverting modes, the large signal high speed behavior of the AD844 deteriorates at low gains because the biasing circuitry for the input system (not shown in Figure 31) is not designed to provide high input voltage slew rates.

However, good results can be obtained with some care. The noninverting input does not tolerate a large transient input; it must be kept below ± 1 V for best results. Consequently, this mode is better suited to high gain applications (greater than $\times 10$). Figure 23 shows a noninverting amplifier with a gain of 10 and a bandwidth of 30 MHz. The transient response is shown in Figure 26 and Figure 27. To increase the bandwidth at higher gains, a capacitor can be added across R2 whose value is approximately (R1/R2) \times Ct.

NONINVERTING GAIN OF 100

The AD844 provides very clean pulse response at high noninverting gains. Figure 32 shows a typical configuration providing a gain of 100 with high input resistance. The feedback resistor is kept as low as practicable to maximize bandwidth, and a peaking capacitor (C_{PK}) can optionally be added to further extend the bandwidth. Figure 33 shows the small signal response with $C_{PK} = 3$ nF, $R_L = 500 \Omega$, and supply voltages of either ± 5 V or ± 15 V. Gain bandwidth products of up to 900 MHz can be achieved in this way.

The offset voltage of the AD844 is laser trimmed to the 50 μ V level and exhibits very low drift. In practice, there is an additional offset term due to the bias current at the inverting input (I_{BN}), which flows in the feedback resistor (R1). This can optionally be nulled by the trimming potentiometer shown in Figure 32.




Figure 32. Noninverting Amplifier Gain = 100, Optional Offset Trim Is Shown




Figure 33. AC Response for Gain = 100, Configuration Shown in Figure 32

USING THE AD844 BOARD LAYOUT

As with all high frequency circuits considerable care must be used in the layout of the components surrounding the AD844. A ground plane, to which the power supply decoupling capacitors are connected by the shortest possible leads, is essential to achieving clean pulse response. Even a continuous ground plane exhibits finite voltage drops between points on the plane, and this must be kept in mind when selecting the grounding points. In general, decoupling capacitors should be taken to a point close to the load (or output connector) because the load currents flow in these capacitors at high frequencies. The +IN and –IN circuits (for example, a termination resistor and Pin 3) must be taken to a common point on the ground plane close to the amplifier package.

Use low impedance 0.22 μ F capacitors (AVX SR305C224KAA or equivalent) wherever ac coupling is required. Include either ferrite beads and/or a small series resistance (approximately 4.7 Ω) in each supply line.

INPUT IMPEDANCE

At low frequencies, negative feedback keeps the resistance at the inverting input close to zero. As the frequency increases, the impedance looking into this input increases from near zero to the open-loop input resistance, due to bandwidth limitations, making the input seem inductive. If it is desired to keep the input impedance flatter, a series RC network can be inserted across the input. The resistor is chosen so that the parallel sum of it and R2 equals the desired termination resistance. The capacitance is set so that the pole determined by this RC network is about half the bandwidth of the op amp. This network is not important if the input resistor is much larger than the termination used, or if frequencies are relatively low. In some cases, the small peaking that occurs without the network can be of use in extending the -3 dB bandwidth.

DRIVING LARGE CAPACITIVE LOADS

Capacitive drive capability is 100 pF without an external network. With the addition of the network shown in Figure 34, the capacitive drive can be extended to over 10,000 pF, limited by internal power dissipation. With capacitive loads, the output speed becomes a function of the overdriven output current limit. Because this is roughly ± 100 mA, under these conditions, the maximum slew rate into a 1000 pF load is ± 100 V/µs. Figure 35 shows the transient response of an inverting amplifier (R1 = R2 = 1 k Ω) using the feedforward network shown in Figure 34, driving a load of 1000 pF.




Figure 34. Feedforward Network for Large Capacitive Loads




Figure 35. Driving 1000 pF C_{L} with Feedforward Network of Figure 34

SETTLING TIME

Settling time is measured with the circuit of Figure 36. This circuit employs a false summing node, clamped by the two Schottky diodes, to create the error signal and limit the input signal to the oscilloscope. For measuring settling time, the ratio of R6/R5 is equal to R1/R2. For unity gain, R6 = R5 = 1 k Ω , and R_L = 500 Ω . For the gain of -10, R5 = 50 Ω , R6 = 500 Ω , and R_L was not used because the summing network loads the output with approximately 275 Ω . Using this network in a unity-gain configuration, settling time is 100 ns to 0.1% for a -5 V to +5 V step with C_L = 10 pF.




Figure 36. Settling Time Test Fixture

DC ERROR CALCULATION

Figure 37 shows a model of the dc error and noise sources for the AD844. The inverting input bias current, I_{BN} , flows in the feedback resistor. I_{BP} , the noninverting input bias current, flows in the resistance at Pin 3 (R_P), and the resulting voltage (plus any offset voltage) appears at the inverting input. The total error, V₀, at the output is:

$$V_{O} = \left(I_{BP}R_{P} + V_{OS} + I_{BN}R_{IN}\right)\left(1 + \frac{RI}{R2}\right) + I_{BN}RI$$

Because I_{BN} and I_{BP} are unrelated both in sign and magnitude, inserting a resistor in series with the noninverting input does not necessarily reduce dc error and may actually increase it.




Figure 37. Offset Voltage and Noise Model for the AD844

NOISE


Noise sources can be modeled in a manner similar to the dc bias currents, but the noise sources are I_{NN} , I_{NP} , V_N , and the amplifier induced noise at the output, V_{ON} , is:

$$V_{ON} = \sqrt{\left(\left(I_{NP} \ R_{P}\right)^{2} + V_{N}^{2}\right)\left(1 + \frac{RI}{R2}\right)^{2} + \left(I_{NN} \ RI\right)^{2}}$$

Overall noise can be reduced by keeping all resistor values to a minimum. With typical numbers, $R1 = R2 = 1 \ k\Omega$, $R_P = 0 \ \Omega$, $V_N = 2 \ nV/\sqrt{Hz}$, $I_{NP} = 10 \ pA/\sqrt{Hz}$, $I_{NN} = 12 \ pA/\sqrt{Hz}$, and V_{ON} calculates to $12 \ nV/\sqrt{Hz}$. The current noise is dominant in this case, because it is in most low gain applications.

VIDEO CABLE DRIVER USING ±5 V SUPPLIES

The AD844 can be used to drive low impedance cables. Using ± 5 V supplies, a 100 Ω load can be driven to ± 2.5 V with low distortion. Figure 38 shows an illustrative application that provides a noninverting gain of +2, allowing the cable to be reverse-terminated while delivering an overall gain of +1 to the load. The -3 dB bandwidth of this circuit is typically 30 MHz. Figure 39 shows a differential gain and phase test setup. In video applications, differential-phase and differential-gain characteristics are often important. Figure 40 shows the variation in phase as the load voltage varies. Figure 41 shows the gain variation.






Figure 42. High Speed DAC Amplifier

HIGH SPEED DAC BUFFER

The AD844 performs very well in applications requiring currentto-voltage conversion. Figure 42 shows connections for use with the AD568 current output DAC. In this application, the bipolar offset is used so that the full-scale current is ± 5.12 mA, which generates an output of ± 5.12 V using the 1 k Ω application resistor on the AD568. Figure 43 shows the full-scale transient response. Care is needed in power supply decoupling and grounding techniques to achieve the full 12-bit accuracy and realize the fast settling capabilities of the system. The AD568 data sheet should be consulted for more complete details about its use.




Figure 43. DAC Amplifier Full-Scale Transient Response

20 MHZ VARIABLE GAIN AMPLIFIER

The AD844 is an excellent choice as an output amplifier for the AD539 multiplier, in all of its connection modes. (See the AD539 data sheet for full details.) Figure 44 shows a simple multiplier providing the output:

$$V_W = -\frac{V_X V_Y}{2V} \tag{1}$$

where V_X is the gain control input, a positive voltage from 0 V to 3.2 V (maximum), and V_Y is the signal voltage, nominally ± 2 V full scale but capable of operation up to ± 4.2 V.

The peak output in this configuration is thus ± 6.7 V. Using all four of the internal application resistors provided on the AD539 in parallel results in a feedback resistance of $1.5 \text{ k}\Omega$, at which value the bandwidth of the AD844 is about 22 MHz, and is essentially independent of V_x. The gain at V_x = 3.16 V is 4 dB.






Figure 45 shows the small signal response for a 50 dB gain control range ($V_x = 10 \text{ mV}$ to 3.16 V). At small values of V_x , capacitive feedthrough on the PC board becomes troublesome and very careful layout techniques are needed to minimize this problem. A ground strip between the pins of the AD539 is helpful in this regard. Figure 46 shows the response to a 2 V pulse on V_Y for $V_x = 1 \text{ V}$, 2 V, and 3 V. For these results, a load resistor of 500 Ω was used and the supplies were $\pm 9 \text{ V}$. The multiplier operates from supplies between $\pm 4.5 \text{ V}$ and $\pm 16.5 \text{ V}$.


Disconnecting Pin 9 and Pin 16 on the AD539 alters the denominator in Equation 1 to 1 V, and the bandwidth is approximately 10 MHz, with a maximum gain of 10 dB. Using only Pin 9 or Pin 16 results in a denominator of 0.5 V, a bandwidth of 5 MHz, and a maximum gain of 16 dB.






W.100Y.COM.TW

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-001 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

> Figure 47. 8-Lead Plastic Dual-in-Line Package [PDIP] (N-8) Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 48. 8-Lead Ceramic Dual In-Line Package [CERDIP] WWW.100Y.COM.TW (0-8) Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 49. 16-Lead Standard Small Outline Package [SOIC_W] WWW.100Y.COM.TW Wide Body (RW-16) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD844AN	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
AD844ANZ ¹	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8
AD844ACHIPS	-40°C to +85°C	WWW.LOW.COM. WWW.	Die
AD844AQ	-40°C to +85°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
AD844BQ	-40°C to +85°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
AD844JR-16	0°C to 70°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD844JR-16-REEL	0°C to 70°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16
AD844JR-16-REEL7	0°C to 70°C	16-Lead SOIC_W, 7"Tape and Reel	RW-16
AD844JRZ-16 ¹	0°C to 70°C	16-Lead Standard Small Outline Package [SOIC_W]	RW-16
AD844JRZ-16-REEL ¹	0°C to 70°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16
AD844JRZ-16-REEL7 ¹	0°C to 70°C	16-Lead SOIC_W, 7"Tape and Reel	RW-16
AD844SCHIPS	-55°C to +125°C	WWWW.conv.co. TW	Die
AD844SQ	-55°C to +125°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
AD844SQ/883B	-55°C to +125°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8
5962-8964401PA ²	-55°C to +125°C	8-Lead Ceramic Dual In-Line Package [CERDIP]	Q-8

WWW.100Y.C 特力材料 886-3-5753170 勝 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw WW.100Y.COM.T

©1989–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00897-0-2/09(F)



100Y.COM

www.analog.com

03270

COM.TW