ANALOG DEVICES

Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifiers


AD8510/AD8512/AD8513

FEATURES

Fast settling time: 500 ns to 0.1% Low offset voltage: 400 μ V maximum Low T_cV₀s: 1 μ V/°C typical Low input bias current: 25 pA typical at V_s = ±15 V Dual-supply operation: ±5 V to ±15 V Low noise: 8 nV/ \sqrt{Hz} typical at f = 1 kHz Low distortion: 0.0005% No phase reversal Unity gain stable

APPLICATIONS

Instrumentation Multipole filters Precision current measurement Photodiode amplifiers Sensors Audio



GENERAL DESCRIPTION

The AD8510/AD8512/AD8513 are single-, dual-, and quadprecision JFET amplifiers that feature low offset voltage, input bias current, input voltage noise, and input current noise.

The combination of low offsets, low noise, and very low input bias currents makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurements using shunts. The combination of dc precision, low noise, and fast settling time results in superior accuracy in medical instruments, electronic measurement, and automated test equipment. Unlike many competitive amplifiers, the AD8510/ AD8512/AD8513 maintain their fast settling performance even with substantial capacitive loads. Unlike many older JFET amplifiers, the AD8510/AD8512/AD8513 do not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

Rev. I

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Fast slew rate and great stability with capacitive loads make the AD8510/AD8512/AD8513 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make the AD8510/AD8512/AD8513 great choices for audio applications.

The AD8510/AD8512 are both available in 8-lead narrow SOIC_N and 8-lead MSOP packages. MSOP-packaged parts are only available in tape and reel. The AD8513 is available in 14-lead SOIC_N and TSSOP packages.

The AD8510/AD8512/AD8513 are specified over the -40° C to $+125^{\circ}$ C extended industrial temperature range.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2002-2009 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

WWW.LOW.COM.	MMM.
TABLE OF CONTENTS	
Features	Out
Applications 1	Tota
Pin Configurations 1	Tota
General Description1	Sett
Revision History	Ove
Specifications	Cap
Electrical Characteristics	Ope
Absolute Maximum Ratings6	Pred
ESD Caution	I-V
Typical Performance Characteristics7	Outlin
General Application Information13	Ord
Input Overvoltage Protection	
REVISION HISTORY	
2/09—Rev. H to Rev. I	9/03-
Changes to Figure 25	Chang

REVISION HISTORY 2/09—Rev. H to Rev. I

Changes to Figure 25	00
Changes to Ordering Guide	J
10/07—Rev. G to Rev. H	.C.C.C
	(
Changes to Crosstalk Section	100.0
Added Figure 58 18	ANDY.C
6/07—Rev. F to Rev. G	I
Changes to Figure 1 and Figure 21	N.100 T
Changes to Table 1 and Table 2	1003
Updated Outline Dimensions	U. I
Changes to Ordering Guide	.W.Y
6/06—Rev. E to Rev. F	8
Changes to Figure 23	I
Updated Outline Dimensions	
Changes to Ordering Guide	(
6/04—Rev. D to Rev. E	(
Changes to Format	
Changes to Specifications	I
Updated Outline Dimensions	I
10/03—Rev. C to Rev. D	
Added AD8513 ModelUniversal	
Changes to Specifications	
Added Figure 36 through Figure 40	(
Added Figure 55 and Figure 57 17	
Changes to Ordering Guide	N

Output Phase Reversal	
Total Harmonic Distortion (THD) + Noise	
Total Noise Including Source Resistors	
Settling Time	14
Overload Recovery Time	14
Capacitive Load Drive	14
Open-Loop Gain and Phase Response	15
Precision Rectifiers	16
I-V Conversion Applications	
Outline Dimensions	19
Ordering Guide	20
LTW WT. 100X. COM.TW	

100Y.COM.TW

1100Y.COM.T

WWW.100Y.C

13		
	9/03—Rev. B to Rev. C	
10	Changes to Ordering Guide	4
20	Updated Figure 2	
20	Changes to Input Overvoltage Protection Section	10
	Changes to Figure 10 and Figure 11	12
18	Changes to Photodiode Circuits Section	
18	Changes to Figure 13 and Figure 14	
	Deleted Precision Current Monitoring Section	14
1	Updated Outline Dimensions	
3	3/03—Rev. A to Rev. B	
19	Updated Figure 5	11

8/02-	-Rev. 0 to Rev. A	
4 1 10	1 4 0 0 5 1 0 1 5 1 1	

8/02—Rev. 0 to Rev. A	
	Universa
Added Pin Configurations	
Changes to Specifications	2
Changes to Ordering Guide	4
Changes to TPC 2 and TPC 3	5
Added TPC 10 and TPC 12	6
Replaced TPC 20	8
Replaced TPC 27	9
Changes to General Application Information Section	10
Changes to Figure 5	11
Changes to I-V Conversion Applications Section	13
Changes to Figure 13 and Figure 14	13
Changes to Figure 17	

SPECIFICATIONS

DY.COM.

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	Symbol		Will	тур	IVIAX	Unit
Offset Voltage (B Grade) ¹	Vos	WWW.IO	ON	0.08	0.4	mV
Onset Voltage (D Glade)	VOS	-40°C < T _A < +125°C	COM.1	0.00	0.8	mV
Offset Voltage (A Grade)	Vos		.U.S.	0.1	0.9	mV
Unset Voltage (A Glade)	CO	-40°C < T _A < +125°C	7.COM	0.1	1.8	mV
Input Bias Current			COM	21	75	pA
input bias current	BOY.C	-40°C < T _A < +85°C	N.C.	<u>, 2</u> 1	0.7	nA
	O.V.	$-40^{\circ}C < T_{A} < +125^{\circ}C$	N.CO		7.5	nA
Input Offset Current	los	TO C C TA C TIZS C		5	50	pA
input onset current	105	-40°C < T _A < +85°C	1002.0	M.T.W	0.3	nA
	N.L.	$-40^{\circ}C < T_A < +125^{\circ}C$	J.V.C		0.5	nA
Input Capacitance	W.100		1.100		0.5	10.
Differential	100	N.TW W	x 100x.	12.5		pF
Common Mode	WW.L	WW WT WUS	1005	12.5		рF
Input Voltage Range	1.W.W.1	COM	-2.0	~ COM.	+2.5	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = −2.0 V to +2.5 V	-2.0 86	100	72.5	v dB
Large-Signal Voltage Gain	Avo	$R_L = 2 k\Omega, V_0 = -3 V \text{ to } +3 V$	65	100		V/mV
Offset Voltage Drift (B Grade) ¹	Avo ΔVos/ΔT	$R_L = 2 R_{12}, v_0 = -3 v t_0 + 3 v$	05	0.9	5	μV/°C
Offset Voltage Drift (A Grade)	$\Delta V_{OS}/\Delta T$ $\Delta V_{OS}/\Delta T$	100Y. N.TW V	L.M.J		12	μν/ C μV/°C
		1.2 CONTRACTION		1.7	12	μν/ C
	N .		N IAN	C		N.
Output Voltage High	Vон	$R_L = 10 k\Omega$	4.1	4.3	$\sim 1^{10}$	V
Output Voltage Low Output Voltage High	Vol	$R_L = 10 \text{ k}\Omega, -40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	2.0	-4.9	-4.7	V
	V _{он}	$R_{\rm L} = 2 k\Omega$	3.9	4.2	CON	
Output Voltage Low	V _{OL}	$R_L = 2 k\Omega, -40^{\circ}C < T_A < +125^{\circ}C$	2.7	-4.9	-4.5	V
Output Voltage High	V _{он}	$R_L = 600 \Omega$	3.7	4.1	12	V
Output Voltage Low	Vol	$R_L = 600 \ \Omega, -40^{\circ}C < T_A < +125^{\circ}C$	1.10	-4.8	-4.2	
Output Current	IOUT	MT 1001. COM I'V	±40	±54	<u>, </u>	mA
POWER SUPPLY		WWW TON TON				TIG
Power Supply Rejection Ratio	PSRR	$V_{s} = \pm 4.5 V \text{ to } \pm 18 V$	86	130		dB
Supply Current/Amplifier	Isy	M.1001. OM.1		With	.100 -	. cOM.
AD8510/AD8512/AD8513	WT .	$V_0 = 0 V$	N	2.0	2.3	mA
AD8510/AD8512	1.1	$-40^{\circ}C < T_A < +125^{\circ}C$	The second second		2.5	mA
AD8513	N.T.Y.	$-40^{\circ}C < T_A < +125^{\circ}C$			2.75	mA
DYNAMIC PERFORMANCE	WITT	WW 100X.Com	TN	A.v.		DY.
Slew Rate	SR	$R_L = 2 k\Omega$	W	20		V/µs
Gain Bandwidth Product	GBP	100	1.	8		MHz
Settling Time	ts	To 0.1%, 0 V to 4 V step, G = +1	WT.W	0.4		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, R _L = 2 kΩ	Wn.	0.0005		%
Phase Margin	Фм	100 × 100 ×	011.1	44.5		Degrees
NOISE PERFORMANCE	Y.U.	TW WW 100X.C	T.Mo			N.100 Y
Voltage Noise Density	en CO	f = 10 Hz	00	34		nV/√Hz
		f = 100 Hz	CON.,	12		nV/√Hz
	004.00	f = 1 kHz	Mon	8.0	10	nV/√Hz
	O.V.CO	f = 10 kHz	Y.COM	7.6		nV/√Hz
Peak-to-Peak Voltage Noise	en p-p	0.1 Hz to 10 Hz bandwidth	_ CON	2.4	5.2	μV р-р

100Y.COM.TW

LOOY.COM.T

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.C

ELECTRICAL CHARACTERISTICS

Table 2. Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	Syllibol	Conditions		441	IVIAA	
Offset Voltage (B Grade) ¹	Vos	MITH W 100'	Mon	0.08	0.4	mV
Offset Voltage (D State)	VUS	–40°C < T _A < +125°C	1.00	0.00	0.8	mV
OD T. COM.I. T.	N.100-	-40 C \ TA \ +125 C	V.COM		0.0	1117
Offset Voltage (A Grade)	Vos	1.W.T.	уч <u>.</u> со	0.1	1.0	mV
	100	-40°C < T _A < +125°C	1001.0		1.8	mV
Input Bias Current	R	COMPANY ANNO	D.V.C	25	80	pA
	10V	-40°C < T _A < +85°C	100 -	-0M-1	0.7	nA
W. W.CUTW V		$-40^{\circ}C < T_{A} < +125^{\circ}C$	-100%.		10	nA
Input Offset Current	los		Nort	6	75	pA
input onset carrent	105	–40°C < T _A < +85°C	W.100 -	COM	0.3	nA
WW. ANY.COM TW	WW	$-40^{\circ}C < T_A < +125^{\circ}C$	100		0.5	nA
Input Capacitance	WW		11.1		0.0	
Differential		1.100 ONL'L	W.10	12.5		pF
Common Mode	NN.	TIME WILL		12.5		рF
Input Voltage Range	WW	N.R. CONT	-13.5		+13.0	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -12.5 V \text{ to } +12.5 V$	-13.3 86	108	T13.0	dB
Large-Signal Voltage Gain	Avo	$V_{CM} = -12.5 V t0 + 12.5 V$ $R_L = 2 k\Omega, V_{CM} = 0 V,$	115	108		V/mV
Large-Signal Voltage Gam	Avo	$V_0 = -13.5 \text{ V to } +13.5 \text{ V}$		1.190		V/IIIV
Offset Voltage Drift (B Grade) ¹	ΔVos/ΔT	COM.	W	1.0	501	μV/°C
Offset Voltage Drift (A Grade)	ΔVos/ΔT	100X. M.T.	N.	1.7	12	μV/°C
OUTPUT CHARACTERISTICS	N	WALL ON CONTRACT	W V	-10	01.0	NTN .
Output Voltage High	V _{OH}	$R_{L} = 10 \text{ k}\Omega$	+14.0	+14.2		V
Output Voltage Low	Vol	$R_L = 10 k\Omega, -40^{\circ}C < T_A < +125^{\circ}C$		-14.9	-14.6	V
Output Voltage High	V _{OL}	$R_{L} = 2 k\Omega$	+13.8	+14.1	1004.0	V
Output Voltage Low	VOL	$R_L = 2 k\Omega$, $-40^{\circ}C < T_A < +125^{\circ}C$	1	-14.8	-14.5	V
Output Voltage High	V _{OL}	$R_L = 600 \Omega$	+13.5	+13.9	v.100.2	v
Output voltage riigh	VON	$R_L = 600 \Omega^2$ $R_L = 600 \Omega, -40^{\circ}C < T_A < +125^{\circ}C$	+11.4			V
Output Voltage Low	Vol	$R_L = 600 \Omega$	~	-14.3	-13.8	VON
Output voltage Low	VOL	$R_L = 600 \Omega$ $R_L = 600 \Omega$, $-40^{\circ}C < T_A < +125^{\circ}C$		1,16	-12.1	VCOM
Output Current	IOUT	$M_{L} = 000.02, -40.0 \le M_{A} \le 112.5 C$	W	±70	10	mA
POWER SUPPLY				<u> </u>	WW.	
Power Supply Rejection Ratio	PSRR	$V_{s} = \pm 4.5 V \text{ to } \pm 18 V$	86			dB CON
Supply Current/Amplifier	Isy	V5- ± 1.5 V to ± 10 V				
AD8510/AD8512/AD8513		$V_{\rm O} = 0 V$	W	2.2	2.5	mA
AD8510/AD8512	Mo	-40°C < T _A < +125°C	ON.	<i>L</i>.	2.6	mA
AD8513	N.C.	$-40^{\circ}C < T_A < +125^{\circ}C$	MIT		3.0	mA
DYNAMIC PERFORMANCE	TON CON		- C	N		
Slew Rate	SR	$R_L = 2 k\Omega$	0M.1	20		V/µs
Gain Bandwidth Product	GBP	NL=ZNZ	. Martin	8		V/μs MHz
Settling Time	-1 (To 0.1%, 0 V to 10 V step, G = +1	V COM.	° 0.5		
Setuing time	ts	To 0.01%, 0 V to 10 V step, G = +1 To 0.01%, 0 V to 10 V step, G = +1	COM			μs
T solutions and Distortion (THD) / Noice			01.0	0.9		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, R _L = 2 kΩ	N.CU	0.0005		%
Phase Margin	Фм		OP F	52		Degrees

100Y.COM.TW

100Y.COM.TV

WWW.100Y.C

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
NOISE PERFORMANCE	N.O.	NW 1001.0	A TW			
Voltage Noise Density	en	f = 10 Hz	Wn	34		nV/√H
	MO	f = 100 Hz	Nº.	12		nV/√H
	.001.00	f = 1 kHz	TIM	8.0	10	nV/√H
	TO A CON	f = 10 kHz	Une m	7.6		nV/√H
Peak-to-Peak Voltage Noise	e _n p-p	0.1 Hz to 10 Hz bandwidth	COM.	2.4	5.2	μV p-p

WWW.100X:

MY.COM.TW

100Y.COM.TW

00Y.COM.I

WWW.100Y. WWW.100Y.COM.T

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	±18 V
Input Voltage	±Vs
Output Short-Circuit Duration to GND	Observe derating curves
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model)	2000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect WW.100Y.COM.TW device reliability. WWW.100Y.C

Table 4. Thermal Resistance

Package Type	θ _{JA} ¹	ον	Unit
8-Lead MSOP (RM)	210	45	°C/W
8-Lead SOIC_N (R)	158	43	°C/W
14-Lead SOIC_N (R)	120	36	°C/W
14-Lead TSSOP (RU)	180	35	°C/W


¹ θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.


ESD CAUTION




ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS











Figure 10. Input Bias Current vs. Temperature






Figure 12. Input Bias Current vs. Supply Voltage




Figure 13. AD8512 Supply Current per Amplifier vs. Supply Voltage




Figure 14. AD8510/AD8512 Output Voltage vs. Load Current









Figure 15. AD8512 Supply Current per Amplifier vs. Temperature


































W.100Y.COM


 $V_{SY} = \pm 15V$ $R_L = 2k\Omega$

C_L = 100pF


A_V = 1

VOLTAGE (5V/DIV)



















TIME (1µs/DIV)


Figure 26. Large-Signal Transient Response


TALIN 100Y.COM.


02729-026
































ov.com.







GENERAL APPLICATION INFORMATION INPUT OVERVOLTAGE PROTECTION

The AD8510/AD8512/AD8513 have internal protective circuitry that allows voltages as high as 0.7 V beyond the supplies to be applied at the input of either terminal without causing damage. For higher input voltages, a series resistor is necessary to limit the input current. The resistor value can be determined from the formula

$$\frac{V_{IN} - V_S}{R_S} \le 5 \text{ mA}$$

With a very low offset current of <0.5 nA up to 125°C, higher resistor values can be used in series with the inputs. A 5 k Ω resistor protects the inputs from voltages as high as 25 V beyond the supplies and adds less than 10 μ V to the offset.

OUTPUT PHASE REVERSAL

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of an amplifier exceeds the maximum common-mode voltage.

Phase reversal can cause permanent damage to the device and can result in system lockups. The AD8510/AD8512/AD8513 do not exhibit phase reversal when input voltages are beyond the supplies.





Figure 41. No Phase Reversal

TOTAL HARMONIC DISTORTION (THD) + NOISE

The AD8510/AD8512/AD8513 have low THD and excellent gain linearity, making these amplifiers great choices for precision circuits with high closed-loop gain and for audio application circuits. Figure 42 shows that the AD8510/AD8512/AD8513 have approximately 0.0005% of total distortion when configured in positive unity gain (the worst case) and driving a 100 k Ω load.



TOTAL NOISE INCLUDING SOURCE RESISTORS

The low input current noise and input bias current of the AD8510/AD8512/AD8513 make them the ideal amplifiers for circuits with substantial input source resistance. Input offset voltage increases by less than 15 nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$_{nTOTAL} = \sqrt{e_n^2 + (i_n R_s)^2 + 4kTR_s}$$

where:

 e_n is the input voltage noise density of the parts. i_n is the input current noise density of the parts. R_S is the source resistance at the noninverting terminal. k is Boltzmann's constant (1.38 × 10⁻²³ J/K). T is the ambient temperature in Kelvin (T = 273 + °C).

For R_S < 3.9 k Ω , en dominates and entrotal \approx en. The current noise of the AD8510/AD8512/AD8513 is so low that its total density does not become a significant term unless R_S is greater than 165 M Ω , an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as

$e_{nTOTAL} = e_{nTOTAL} \sqrt{BW}$

where BW is the bandwidth in hertz.

Note that the previous analysis is valid for frequencies larger than 150 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

SETTLING TIME


Settling time is the time it takes the output of the amplifier to reach and remain within a percentage of its final value after a pulse is applied at the input. The AD8510/AD8512/AD8513 settle to within 0.01% in less than 900 ns with a step of 0 V to 10 V in unity gain. This makes each of these parts an excellent choice as a buffer at the output of DACs whose settling time is typically less than 1 μ s.

In addition to the fast settling time and fast slew rate, low offset voltage drift and input offset current maintain the full accuracy of 12-bit converters over the entire operating temperature range.

OVERLOAD RECOVERY TIME


Overload recovery, also known as overdrive recovery, is the time it takes the output of an amplifier to recover to its linear region from a saturated condition. This recovery time is particularly important in applications where the amplifier must amplify small signals in the presence of large transient voltages.


Figure 43 shows the positive overload recovery of the AD8510/ AD8512/AD8513. The output recovers in approximately 200 ns from a saturated condition.



The negative overdrive recovery time shown in Figure 44 is less than 200 ns.

In addition to the fast recovery time, the AD8510/AD8512/ AD8513 show excellent symmetry of the positive and negative recovery times. This is an important feature for transient signal rectification because the output signal is kept equally undistorted throughout any given period.





CAPACITIVE LOAD DRIVE

The AD8510/AD8512/AD8513 are unconditionally stable at all gains in inverting and noninverting configurations. Each device is capable of driving a capacitive load of up to 1000 pF without oscillation in unity gain using the worst-case configuration.

However, as with most amplifiers, driving larger capacitive loads in a unity gain configuration may cause excessive overshoot and ringing, or even oscillation. A simple snubber network significantly reduces the amount of overshoot and ringing. The advantage of this configuration is that the output swing of the amplifier is not reduced, because $R_{\rm S}$ is outside the feedback loop.




Figure 45. Snubber Network Configuration

Figure 46 shows a scope plot of the output of the AD8510/AD8512/ AD8513 in response to a 400 mV pulse. The circuit is configured in positive unity gain (worst case) with a load experience of 500 pF.




Figure 46. Capacitive Load Drive Without Snubber

When the snubber circuit is used, the overshoot is reduced from 55% to less than 3% with the same load capacitance. Ringing is virtually eliminated, as shown in Figure 47.




Figure 47. Capacitive Load with Snubber Network

Optimum values for R_s and C_s depend on the load capacitance and input stray capacitance and are determined empirically. Table 5 shows a few values that can be used as starting points.


Table 5. Optimum Values for Capacitive Loads						
CLOAD	Rs (Ω)	Cs				
500 pF	100	1 nF				
2 nF	70	100 pF				
5 nF	60	300 pF				


OPEN-LOOP GAIN AND PHASE RESPONSE

In addition to their impressive low noise, low offset voltage, and offset current, the AD8510/AD8512/AD8513 have excellent loop gain and phase response even when driving large resistive and capacitive loads.

Compared with Competitor A (see Figure 49) under the same conditions, with a 2.5 k Ω load at the output, the AD8510/AD8512/AD8513 have more than 8 MHz of bandwidth and a phase margin of more than 52°.

Competitor A, on the other hand, has only 4.5 MHz of bandwidth and 28° of phase margin under the same test conditions. Even with a 1 nF capacitive load in parallel with the 2 k Ω load at the output, the AD8510/AD8512/AD8513 show much better response than Competitor A, whose phase margin is degraded to less than 0, indicating oscillation.








Figure 49. Frequency Response of Competitor A

PRECISION RECTIFIERS

Rectifying circuits are used in a multitude of applications. One of the most popular uses is in the design of regulated power supplies, where a rectifier circuit is used to convert an input sinusoid to a unipolar output voltage.

However, there are some potential problems with amplifiers used in this manner. When the input voltage (V_{IN}) is negative, the output is zero, and the magnitude of V_{IN} is doubled at the inputs of the op amp. If this voltage exceeds the power supply voltage, it may permanently damage some amplifiers. In addition, the op amp must come out of saturation when V_{IN} is negative. This delays the output signal because the amplifier requires time to enter its linear region.

Although the AD8510/AD8512/AD8513 have a very fast overdrive recovery time, which makes them great choices for the rectification of transient signals, the symmetry of the positive and negative recovery times is also important to keep the output signal undistorted.

Figure 50 shows the test circuit of the rectifier. The first stage of the circuit is a half-wave rectifier. When the sine wave applied at the input is positive, the output follows the input response. During the negative cycle of the input, the output tries to swing negative to follow the input, but the power supply restrains it to zero. In a similar fashion, the second stage is a follower during the positive cycle of the sine wave and an inverter during the negative cycle.








Figure 50. Half-Wave and Full-Wave Rectifiers









I-V CONVERSION APPLICATIONS

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits where the amplifier is used to convert a current emitted by a diode placed at the positive input terminal into an output voltage.

The AD8510/AD8512/AD8513's low input bias current, wide bandwidth, and low noise make them each an excellent choice for various photodiode applications, including fax machines, fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 53 uses a silicon diode with zero bias voltage. This is known as a photovoltaic mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 53. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (Ct) consists of the sum of the diode capacitance (typically 3 pF to 4 pF) and the amplifier's input capacitance (12 pF), which includes external parasitic capacitance. Ct creates a pole in the frequency response that can lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 53. It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi(R2Cf))$.

The value of R2 can be determined by the ratio

 V/I_D

where:

V is the desired output voltage of the op amp. I_D is the diode current.

For example, if $I_{\rm D}$ is 100 μA and a 10 V output voltage is desired, R2 should be 100 k Ω . Rd (see Figure 53) is a junction resistance that drops typically by a factor of 2 for every 10°C increase in temperature.

A typical value for Rd is 1000 M Ω . Because Rd >> R2, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{ft}{2\pi R2Ct}}$$

where *ft* is the unity gain frequency of the amplifier.

Cf can be calculated by

$$Cf = \sqrt{\frac{Ct}{2\pi R^2 ft}}$$

where *ft* is the unity gain frequency of the op amp, and it achieves a phase margin, φ_M , of approximately 45°.

A higher phase margin can be obtained by increasing the value of Cf. Setting Cf to twice the previous value yields approximately $\phi_M = 65^\circ$ and a maximal flat frequency response, but it reduces the maximum signal bandwidth by 50%.


Using the previous parameters with a $Cf \approx 1$ pF, the signal bandwidth is approximately 2.6 MHz.

Signal Transmission Applications

One popular signal transmission method uses pulse-width modulation. High data rates may require a fast comparator rather than an op amp. However, the need for sharp, undistorted signals may favor using a linear amplifier.

The AD8510/AD8512/AD8513 make excellent voltage comparators. In addition to a high slew rate, the AD8510/ AD8512/AD8513 have a very fast saturation recovery time. In the absence of feedback, the amplifiers are in open-loop mode (very high gain). In this mode of operation, they spend much of their time in saturation.

The circuit shown in Figure 54 was used to compare two signals of different frequencies, namely a 100 Hz sine wave and a 1 kHz triangular wave. Figure 55 shows a scope plot of the resulting output waveforms. A pull-up resistor (typically 5 k Ω) can be connected from the output to V_{CC} if the output voltage needs to reach the positive rail. The trade-off is that power consumption is higher.







Figure 55. Pulse-Width Modulation


Crosstalk


Crosstalk, also known as channel separation, is a measure of signal feedthrough from one channel to another on the same IC. The AD8512/AD8513 have a channel separation of better than -90 dB for frequencies up to 10 kHz and of better than -50 dB for frequencies up to 10 MHz. Figure 57 shows the typical channel separation behavior between Amplifier A (driving amplifier) and each of the following: Amplifier B, Amplifier C, and Amplifier D.




The AD8510 single has two additional active terminals that are not present on the AD8512 dual or AD8513 quad parts. These pins are labeled "null" and are used for fine adjustment of the input offset voltage. Although the guaranteed maximum offset voltage at room temperature is 400 μ V and over the -40° C to $+125^{\circ}$ C range is 800 mV maximum, this offset voltage can be reduced by adding a potentiometer to the null pins as shown in Figure 58. With the 20 k Ω potentiometer shown, the adjustment range is approximately ± 3.5 mV. The potentiometer parallels low value resistors in the drain circuit of the JFET differential input pair and allows unbalancing of the drain currents to change the offset voltage. If offset adjustment is not required, these pins should be left unconnected.

Caution should be used when adding adjusting potentiometers to any op amp with this capability for several reasons. First, there is gain from these nodes to the output; therefore, capacitive coupling from noisy traces to these nodes will inject noise into the signal path. Second, the temperature coefficient of the potentiometer will not match the temperature coefficient of the internal resistors, so the offset voltage drift with temperature will be slightly affected. Third, this provision is for adjusting the offset voltage of the op amp, not for adjusting the offset of the overall system. Although it is tempting to decrease the value of the potentiometer to attain more range, this will adversely affect the dc and ac parameters. Instead, increase the potentiometer to 50 k Ω to decrease the range if needed.






5.10 5.00 (0.1968) 5.00 4.80 (0.1890) 4.90 н Ħ ΠĦ **A A A A** 4.00 (0.1574) 6.20 (0.2441) 14 3.80 (0.1497) 5.80 (0.2284) 4.50 ¥ 4.40 6.40 BSC 1.27 (0.0500) BSC 4.30 0.50 (0.0196) × 45° 1.75 (0.0688) 0.25 (0.0099) 1.35 (0.0532) 0.25 (0.0098) H Н H PIN 1 Н ┎┎┎┲┚╁ 0.10 (0.0040) 0° 0.65 BSC → + 1.27 (0.0500) 1.05 COPLANARITY 0.51 (0.0201) 0.10 1.00 0.31 (0.0122) 0.25 (0.0098) 0.20 SEATING PLANE 0.40 (0.0157) 0.80 0.17 (0.0067) 0.09 0.75 0.30 8 0.60 0.15 ō COMPLIANT TO JEDEC STANDARDS MS-012-A A 0.45 SEATING 0.05 0.19 COPLANARITY 0.10 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS PLANE (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. COMPLIANT TO JEDEC STANDARDS MO-153-AB-1 Figure 59. 8-Lead Standard Small Outline Package [SOIC_N] Figure 61. 14-Lead Thin Shrink Small Outline Package [TSSOP] Narrow Body (R-8) (RU-14) Dimensions shown in millimeters and (inches) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 62. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA Figure 60. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

> WWW.100Y.COM WWW.100Y.COM Rev. I | Page 19 of 20 WWW 100Y.COM

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8510ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	B7A#
AD8510ARMZ ¹	-40°C to +125°C	8-Lead MSOP	RM-8	B7A#
AD8510AR	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510ARZ-REEL ¹	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510ARZ-REEL71	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BR	–40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BRZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BRZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8510BRZ-REEL71	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	B8A#
AD8512ARMZ ¹	-40°C to +125°C	8-Lead MSOP	RM-8	B8A#
AD8512AR	-40°C to +125°C	8-Lead SOIC_N	R-8	12-1
AD8512AR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8512AR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	TN
AD8512ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	W
AD8512ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	1.
AD8512ARZ-REEL71	-40°C to +125°C	8-Lead SOIC_N	R-8	WI.IN
AD8512BR	-40°C to +125°C	8-Lead SOIC_N	R-8	Wn
AD8512BR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	OV.
AD8512BR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	M.T.W
AD8512BRZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	WT
AD8512BRZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	CONT.
AD8512BRZ-REEL71	-40°C to +125°C	8-Lead SOIC_N	R-8	. M.T.
AD8513AR	-40°C to +125°C	14-Lead SOIC_N	R-14	NTN OIL
AD8513AR-REEL	-40°C to +125°C	14-Lead SOIC_N	R-14	CONT
AD8513AR-REEL7	-40°C to +125°C	14-Lead SOIC_N	R-14	COMIN
AD8513ARZ ¹	-40°C to +125°C	14-Lead SOIC_N	R-14	NOV.CONT
AD8513ARZ-REEL ¹	-40°C to +125°C	14-Lead SOIC_N	R-14	V.CONI.
AD8513ARZ-REEL71	-40°C to +125°C	14-Lead SOIC_N	R-14	100 T. COM.
AD8513ARU	-40°C to +125°C	14-Lead TSSOP	RU-14	1004.000
AD8513ARU-REEL	-40°C to +125°C	14-Lead TSSOP	RU-14	V.J. COM
AD8513ARUZ ¹	-40°C to +125°C	14-Lead TSSOP	RU-14	N. LUV - COI
AD8513ARUZ-REEL ¹	-40°C to +125°C	14-Lead TSSOP	RU-14	1001.0

> 勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

©2002–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02729-0-2/09(I)



www.analog.com

WWW.100Y.COM.TW

Rev. I | Page 20 of 20 W.100Y.COM.