

# 1.8 V to 5 V Auto-Zero, In-Amp with Shutdown

AD8553

#### **FEATURES**

Low offset voltage: 20  $\mu$ V max Low input offset drift: 0.1  $\mu$ V/°C max High CMR: 120 dB min @ G = 100

Low noise: 0.7 µV p-p from 0.01 Hz to 10 Hz

Wide gain range: 0.1 to 10,000

Single-supply operation: 1.8 V to 5.5 V

Rail-to-rail output Shutdown capability

#### **APPLICATIONS**

Strain gauge
Weigh scales
Pressure sensors
Laser diode control loops
Portable medical instruments
Thermocouple amplifiers

#### PIN CONFIGURATION




Figure 1. 10-Lead MSOP

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

## **GENERAL DESCRIPTION**

The AD8553 $^{1}$  is a precision instrumentation amplifier featuring low noise, rail-to-rail output and a power-saving shutdown mode. The AD8553 also features low offset voltage and drift coupled with high common-mode rejection. In shutdown mode, the total supply current is reduced to less than 4  $\mu$ A. The AD8553 is capable of operating from 1.8 V to 5.5 V.

With a low offset voltage of 20  $\mu V$ , an offset voltage drift of 0.1  $\mu V/^{\circ}C$ , and a voltage noise of only 0.7  $\mu V$  p-p (0.01 Hz to 10 Hz), the AD8553 is ideal for applications where error sources cannot be tolerated. Precision instrumentation, position and pressure sensors, medical instrumentation, and strain gauge amplifiers benefit from the low noise, low input bias current, and high common-mode rejection. The small footprint and low cost are ideal for high volume applications.

The small package and low power consumption allow maximum channel density and minimum board size for space-critical equipment and portable systems.

The AD8553 is specified over the industrial temperature range from –40°C to +85°C. The AD8553 is available in a Pb-free, 10-lead MSOP.

Patent pending.

## AD8553

## TABLE OF CONTENTS

TABLE OF CONTENTS	MMM.100X.CO
Features	Gain Selection (C
Applications1	Reference Conne
Pin Configuration1	Disable Function
General Description1	Output Filtering.
Revision History2	Clock Feedthrou
Specifications	Low Impedance
Electrical Characteristics	Maximizing Perf
Absolute Maximum Ratings5	Power Supply By
Thermal Resistance	Input Overvoltag
ESD Caution	Capacitive Load
Typical Performance Characteristics	Circuit Diagrams
Theory of Operation11	Outline Dimension
High PSR and CMR11	Ordering Guide
1/f Noise Correction11	
Applications12	
REVISION HISTORY	
8/10—Rev. 0 to Rev. A	
Changes to Figure 30	
10/05—Revision 0: Initial Version	

OY.COM.TW

WW.100Y.CO.M.TW	
Gain Selection (Gain-Setting Resistors)	12
Reference Connection	12
Disable Function	12
Output Filtering	12
Clock Feedthrough	
Low Impedance Output	12
Maximizing Performance Through Proper Layout	13
Power Supply Bypassing	13
Input Overvoltage Protection	13
Capacitive Load Drive	13
Circuit Diagrams/Connections	14
Outline Dimensions	18
Ordering Guide	18

100Y.COM.TW

100Y.COM.T

WWW.100X.C

WWW.100X.C

WWW.100Y.COM.TW WWW.100Y.COM.TW

10/05—Revision 0: Initial Version WWW.100Y.COM.TW

## **SPECIFICATIONS**

## **ELECTRICAL CHARACTERISTICS**

 $V_{\text{CC}} = 5.0 \text{ V}, V_{\text{CM}} = 2.5 \text{ V}, V_{\text{REF}} = V_{\text{CC}}/2, V_{\text{IN}} = V_{\text{INP}} - V_{\text{INN}}, R_{\text{LOAD}} = 10 \text{ k}\Omega, T_{\text{A}} = 25^{\circ}\text{C}, G = 100, unless specified. See Table 5 for gain setting the set$ resistor values. Temperature specifications guaranteed by characterization.

Table 1.

INPUT CHARACTERISTICS Input Offset Voltage  vs. Temperature  Input Bias Current Input Offset Current VREF Pin Current Input Operating Impedance	$V_{os}$ $\Delta V_{os}/\Delta T$ $I_B$	$G = 1000$ $G = 100$ $G = 10$ $G = 1$ $G = 1000, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 100, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 10, -40^{\circ}C \le T_{A} \le +85^{\circ}C$	M.TW OM.TW COM.T	4 15 120 0.02	20 20 50 375 0.1	μV μV μV μV/°C
vs. Temperature  Input Bias Current  Input Offset Current  VREF Pin Current	ΔV <sub>os</sub> /ΔΤ	$G = 100$ $G = 10$ $G = 1$ $G = 1000, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 100, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 10, -40^{\circ}C \le T_{A} \le +85^{\circ}C$	OM.TY COM.T	4 15 120 0.02	20 50 375	μV μV μV
Input Bias Current Input Offset Current VREF Pin Current	WWW.I	$G = 10$ $G = 1$ $G = 1000, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 100, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 10, -40^{\circ}C \le T_{A} \le +85^{\circ}C$	OM.TV COM.T	15 120 0.02	50 375	μV μV
Input Bias Current Input Offset Current VREF Pin Current	WWW.I	$G = 1$ $G = 1000, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 100, -40^{\circ}C \le T_{A} \le +85^{\circ}C$ $G = 10, -40^{\circ}C \le T_{A} \le +85^{\circ}C$	COM.T.	120 0.02	375	μV
Input Bias Current Input Offset Current VREF Pin Current	WWW.I	$G = 1000, -40^{\circ}C \le T_A \le +85^{\circ}C$ $G = 100, -40^{\circ}C \le T_A \le +85^{\circ}C$ $G = 10, -40^{\circ}C \le T_A \le +85^{\circ}C$	COM.T	0.02		
Input Bias Current Input Offset Current VREF Pin Current	WWW.I	$G = 100, -40^{\circ}C \le T_A \le +85^{\circ}C$ $G = 10, -40^{\circ}C \le T_A \le +85^{\circ}C$	COW		0.1	uV/°C
Input Offset Current VREF Pin Current	I <sub>B</sub>	$G = 10, -40^{\circ}C \le T_A \le +85^{\circ}C$	COM.	0.00		MV/ C
Input Offset Current VREF Pin Current	I <sub>B</sub>			0.02	0.1	μV/°C
Input Offset Current VREF Pin Current	I <sub>B</sub>		- T	0.1	0.3	μV/°C
Input Offset Current VREF Pin Current	$I_B$	$G = 1, -40^{\circ}C \le T_A \le +85^{\circ}C$	$^{1}$ CO $_{\rm M_{3}}$	1 axX	3	μV/°C
Input Offset Current VREF Pin Current		1007.		0.4	1	nA
VREF Pin Current		-40°C ≤ T <sub>A</sub> ≤ +85°C	M.Co.	WTD	2	nA
VREF Pin Current	los	110021721000	-7 CC		J 2	nA
	I <sub>REF</sub>	TOOY.CO TEN TO	007.	0.01	1	nA
input Operating impedance	IREF	M.In. COM.	NV.C	0.01	N	IIA
D:(( ) )		-1100x.	100 r.	Falls		
Differential		M. Com The Man	MAN Y	50  1		MΩ  pF
Common Mode		MW.100 COM.	1.100	10  10		GΩ  pF
Input Voltage Range		W. 100X.CO. TAN.	0 00		3.3	V
Common-Mode Rejection	CMR	$G = 100$ , $V_{CM} = 0$ V to 3.3 V, $-40^{\circ}$ C $\leq T_A \leq +85^{\circ}$ C	120	140		dB
WW. TIOOY.		$G = 10$ , $V_{CM} = 0$ V to 3.3 V, $-40^{\circ}$ C $\leq T_A \leq +85^{\circ}$ C	100	120		dB
Gain Error		$G = 100$ , $V_{CM} = 12.125$ mV, $V_{O} = 0.075$ V to $4.925$ V	1	0.10	0.3	%
M. 1001. CONT. I.		$G = 10, V_{CM} = 121.25 \text{ mV}, V_{O} = 0.075 \text{ V to } 4.925 \text{ V}$	11. M. To	0.15	0.4	%
Gain Drift		$G = 10, 100, 1000, -40^{\circ}C \le T_A \le +85^{\circ}C$	- 11	5	25	ppm/°0
Gampine COM.		$G = 1, -40^{\circ}C \le T_A \le +85^{\circ}C$	WW.	30	50	ppm/°(
Nonlinearity		$G = 100$ , $V_{CM} = 12.125$ mV, $V_0 = 0.075$ V to 4.925 V	TXX	0.001	0.003	% FS
Norminearity					0.060	% FS
V <sub>REF</sub> Range		$G = 10$ , $V_{CM} = 121.25$ mV, $V_0 = 0.075$ V to $4.925$ V	0.8	0.040	4.2	% F3
OUTPUT CHARACTERISITICS	1.11	100x - 0M.TW	0.0	<del>11,100</del>	CO.	1
Output Voltage High	Voh	WWW. CON.COM	4.925			V
		W.100 COM.	4.923		0.075	V
Output Voltage Low	V <sub>OL</sub>	WW. 100X.		10	0.075	- 1
Short-Circuit Current	I <sub>SC</sub>	MAN COM	1	±35	- CONT.C	mA
POWER SUPPLY	L.Ma	, M. Lat 100 OW. T		-31W.		$coM_{I}$
Power Supply Rejection	PSR	$G = 100, V_S = 1.8 \text{ V to } 5.5 \text{ V}, V_{CM} = 0 \text{ V}$	100	120		dB
W.100		$G = 10$ , $V_S = 1.8 \text{ V to } 5.5 \text{ V}$ , $V_{CM} = 0 \text{ V}$	90	110		dB
Supply Current	Isy	$I_0 = 0 \text{ mA}, V_{IN} = 0 \text{ V}$		1.1	1.3	mA
WW.IO		$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	V		1.5	mA
Supply Current Shutdown Mode	I <sub>SD</sub>	"I'M W CON'T.	-1	2	4	μΑ
ENABLE INPUTS	N.C.	TW WW. 100Y.	1	M. A.	- XI 10	01.
Logic High Voltage		Mr. Tall M. T. Com.	2.40			V
Logic Low Voltage		M.TV WY 100 TOM.	7		0.80	V
NOISE PERFORMANCE	and C	THE WAY TO VICE			144	1007
Voltage Noise	e <sub>n p-p</sub>	f = 0.01 Hz to 10 Hz	-31	0.7		μV p-p
Voltage Noise Density		G = 100, f = 1 kHz		30		nV/√Hz
Voltage Noise Delisity	e <sub>n</sub>					
1.1.15		G = 10, f = 1  kHz	11/1	150		nV/√Hz
Internal Clock Frequency		COM WWW. OUX.CO		60		kHz
Signal Bandwidth <sup>1</sup>	W 100	G = 1 to 1000	QVI.	1		kHz

<sup>&</sup>lt;sup>1</sup> Higher bandwidths result in higher noise.

# AD8553

 $V_S = 1.8 \text{ V}, V_{CM} = -0 \text{ V}, V_{REF} = V_S/2, V_{IN} = V_{INP} - V_{INN}, R_{LOAD} = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}, G = 100, unless specified. See Table 5 for gain setting the setting that the second setting the second setting the second setting the second second setting the second setting that the second sec$ resistor values. Temperature specifications guaranteed by characterization.

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	W.100	COMIT	CM·	- T		
Input Offset Voltage	Vos	G = 1000	Time	3	20	μV
	MN.IV	G = 100		3	20	μV
	10	G = 10	NOM.	14	50	μV
		G = 1		130	375	μV
Vs. Temperature	$\Delta V_{OS}/\Delta T$	$G = 1000, -40^{\circ}C \le T_A \le +85^{\circ}C$	A CON	0.02	0.25	μV/°C
	W.	$G = 100, -40^{\circ}C \le T_A \le +85^{\circ}C$		0.02	0.25	μV/°C
	WWW	$G = 10, -40^{\circ}C \le T_A \le +85^{\circ}C$	ON.	0.1	3	μV/°C
		$G = 1, -40^{\circ}C \le T_A \le +85^{\circ}C$	, CC	1	10	μV/°C
Input Bias Current	I <sub>B</sub>	11001. OM.TV	00 7.	0.05	1	nA
	WW	$-40^{\circ}\text{C} \le \text{T}_{A} \le +85^{\circ}\text{C}$	ANY.		2	nA
Input Offset Current	los	W.In COM.	.10		2	nA
VREF Pin Current	I <sub>REF</sub>	W.T. 100X.	$\sqrt{100  J}$	0.02	1	nA
Input Operating Impedance	<××	WW. TOW. COM	.003			
Differential		M.100 COM.1	11.100	50  1		MΩ  pF
Common Mode	4	MI 100X.COLLIN WILL	100	10  10		GΩ  pF
Input Voltage Range		MAN TO ON COMP.	0	N.CO	0.15	V
Common-Mode Rejection	CMR	$G = 100, V_{CM} = 0 \text{ V to } 0.15 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	100	110		dB
WWW. OOY.CO.	W	$G = 10$ , $V_{CM} = 0$ V to $0.15$ V, $-40$ °C $\leq T_A \leq +85$ °C	90	110		dB
Gain Error	- 1	$G = 100$ , $V_{CM} = 4.125$ mV, $V_0 = 0.075$ V to $1.725$ V	MW.	0.2	0.4	%
		$G = 10$ , $V_{CM} = 41.25$ mV, $V_0 = 0.075$ V to 1.725 V	TATAN	0.2	0.4	%
Gain Drift	W	$G = 10, 100, 1000, -40^{\circ}C \le T_A \le +85^{\circ}C$	ALM.		25	ppm/°
	1.1	$G = 1, -40^{\circ}C \le T_A \le +85^{\circ}C$	TAT WIN		50	ppm/°
Nonlinearity	TIN	$G = 100$ , $V_{CM} = 4.125$ mV, $V_0 = 0.075$ V to 1.725 V	- × T	0.003		% FS
WWW. CO	W	$G = 10$ , $V_{CM} = 41.25$ mV, $V_0 = 0.075$ V to 1.725 V		0.010		% FS
V <sub>REF</sub> Range	M. I	COM.	0.8		1.0	٧
OUTPUT CHARACTERISITICS	71.77	M. 1003. C.W.J.		T.W.T	90	OM:
Output Voltage High	V <sub>OH</sub>	MWW. OOY.CO. TW	1.725			V
Output Voltage Low	Vol	COM.			0.075	V
Short-Circuit Current	Isc	IN TILOUX. OM.TW		±5		mA
POWER SUPPLY	COM	ANN ANN COME TW		MAN	- 100	
Power Supply Rejection	PSR	$G = 100$ , $V_s = 1.8 \text{ V to } 5.5 \text{ V}$ , $V_{CM} = 0 \text{ V}$	100	120		dB
Supply Current	I <sub>SY</sub>	$I_0 = 0 \text{ mA}, V_{IN} = 0 \text{ V}$		0.8	1.2	mA
WWW.10	COD	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	V		1.4	mA
Supply Current Shutdown Mode	I <sub>SD</sub>	VI.14 = 12 - 12 - 14 - 17 - 100 - CONT.)	- \	2	4	μΑ
ENABLE INPUTS	101.C	11001.	1		-XXI	100
Logic High Voltage	×1 C(	OM. TANNA TO COM	1.4			VOV
Logic Low Voltage	1001.	OM.TV	1.1		0.5	V
NOISE PERFORMANCE	LOOY.	TW WAY TOOK	NT T		47.4	1100
Voltage Noise	N. J. V	f = 0.01 Hz to 10 Hz	MAN	0.7		μV р-р
Voltage Noise Density	e <sub>n p-p</sub>	G = 100, f = 1 kHz	$M_{T,T,A}$	30		ην ρ-ρ nV/√Hz
voltage Noise Delisity	e <sub>n</sub>	G = 100, I = 1 kHz	TT	150		nV/√Hz
Internal Clock Frequency	JW.100	G - 10,1 = 1 KHZ	OMI	60		kHz
	1	G = 1 to 1000	T.MO	1		kHz
Signal Bandwidth <sup>1</sup>						KIIZ

<sup>&</sup>lt;sup>1</sup> Higher bandwidths result in higher noise.

# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Ratings
Supply Voltage	6 V
Input Voltage	+V <sub>SUPPLY</sub>
Differential Input Voltage <sup>1</sup>	±V <sub>SUPPLY</sub>
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range (RM Package)	−65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Junction Temperature Range (RM Package)	−65°C to +150°C
Lead Temperature Range (Soldering, 10 sec)	300°C

 $<sup>^{1}</sup>$  Differential input voltage is limited to  $\pm 5.0$  V, the supply voltage, or whichever is less.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta$  <sub>JA</sub> is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4.

Package Type	$\theta_{JA}^{1}$	θις	Unit
10-Lead MSOP (RM)	110	32.2	°C/W

 $<sup>^1</sup>$   $\theta_{JA}$  is specified for the nominal conditions, that is,  $\theta_{JA}$  is specified for the device soldered on a circuit board.

## **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C, G = 100, unless specified, see Table 5 for gain setting resistor values. Filters as noted are the combination of R2/C2 and R3/C3 as in Figure 31.




Figure 2. Gain vs. Frequency




Figure 3. Common-Mode Rejection (CMR) vs. Frequency




Figure 4. Power Supply Rejection vs. Frequency




Figure 5. Gain vs. Frequency




Figure 6. Common-Mode Rejection (CMR) vs. Frequency




Figure 7. Voltage Noise Density




Figure 8. Input Offset Voltage vs. Turn-On Time





Figure 9. Small Signal Step Response






Figure 11. Input Offset Voltage vs. Turn-On Time




Figure 12. Large Signal Step Response





Figure 13. Input Offset Voltage Drift (μV/°C)






Figure 20. Common-Mode Rejection (CMR) vs. Frequency




Figure 21. Input Offset Voltage (μV)




Figure 22. Input Offset Voltage (μV)




Figure 23. Common-Mode Rejection (CMR) vs. Frequency




Figure 24. Input Offset Voltage Drift (μV/°C)




Figure 25. Input Offset Voltage Drift (μV/°C)

POPULATION




Figure 26. Input Offset Voltage (μV)






Figure 27. 0.01 Hz to 10 Hz Voltage Noise



POPULATION

Figure 28. Input Offset Voltage Drift (μV/°C)



WWW.100Y.COM.TW Figure 29. Large Signal Step Response

## THEORY OF OPERATION

The AD8553 is a precision current-mode correction instrumentation amplifier capable of single-supply operation. The current-mode correction topology results in excellent accuracy without the need for trimmed resistors on the die.

Figure 30 shows a simplified diagram illustrating the basic operation of the AD8553 (without correction). The circuit consists of a voltage-to-current amplifier (M1 to M6), followed by a current-to-voltage amplifier (R2 and A1). Application of a differential input voltage forces a current through External Resistor R1, resulting in conversion of the input voltage to a signal current. Transistor M3 to Transistor M6 transfer twice this signal current to the inverting input of the op amp A1. Amplifier A1 and External Resistor R2 form a current-to-voltage converter to produce a rail-to-rail output voltage at  $V_{\rm OUT}$ .

Op amp A1 is a high precision auto-zero amplifier. This amplifier preserves the performance of the autocorrecting, current-mode amplifier topology while offering the user a true voltage-in, voltage-out instrumentation amplifier. Offset errors are corrected internally.

An external reference voltage is applied to the noninverting input of A1 to set the output reference level. External Capacitor C2 is used to filter out correction noise.

The pinout of the AD8553 allows the user to access the signal current from the output of the voltage-to-current converter (Pin 5). The user can choose to use the AD8553 as a current-output device instead of a voltage-output device. See Figure 35 for circuit connections.

#### **HIGH PSR AND CMR**

Common-mode rejection and power supply rejection indicate the amount that the offset voltage of an amplifier changes when its common-mode input voltage or power supply voltage changes. The autocorrection architecture of the AD8553 continuously corrects for offset errors, including those induced by changes in input or supply voltage, resulting in exceptional rejection performance. The continuous autocorrection provides great CMR and PSR performances over the entire operating temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C).

The parasitic resistance in series with R2 does not degrade CMR but causes a small gain error and a very small offset error. Therefore, an external buffer amplifier is not required to drive the  $V_{\text{REF}}$  pin to maintain excellent CMR performance. This helps reduce system costs over conventional instrumentation amplifiers.

#### 1/f NOISE CORRECTION

Flicker noise, also known as 1/f noise, is noise inherent in the physics of semiconductor devices and decreases 10 dB per decade. The 1/f corner frequency of an amplifier is the frequency at which the flicker noise is equal to the broadband noise of the amplifier. At lower frequencies, flicker noise dominates causing large errors in low frequency or dc applications.

Flicker noise is seen effectively as a slowly varying offset error, which is reduced by the autocorrection topology of the AD8553. This allows the AD8553 to have lower noise near dc than standard low noise instrumentation amplifiers.

## **APPLICATIONS**

## **GAIN SELECTION (GAIN-SETTING RESISTORS)**

The gain of the AD8553 is set according to

$$G = 2 \times (R2/R1) \tag{1}$$

Table 5 lists the recommended resistor values. Resistor R1 must be at least 3.92 k $\Omega$  for proper operation. Use of resistors larger than the recommended values results in higher offset and higher noise.

Gain accuracy depends on the matching of R1 and R2. Any mismatch in resistor values results in a gain error. Resistor value errors due to drift affect gain by the amount indicated by Equation 1. However, due to the current-mode operation of the AD8553, a mismatch in R1 and R2 does not degrade the CMR.

Care should be taken when selecting and positioning the gain setting resistors. The resistors should be made of the same material and package style. Surface-mount resistors are recommended. They should be positioned as close together as possible to minimize TC errors.

To maintain good CMR vs. frequency, the parasitic capacitance on the R1 gain setting pins should be minimized and matched. This also helps maintain a low gain error at G < 10.

If resistor trimming is required to set a precise gain, trim Resistor R2 only. Using a potentiometer for R1 degrades the amplifier's performance.

#### REFERENCE CONNECTION

Unlike traditional three op amp instrumentation amplifiers, parasitic resistance in series with  $V_{\text{REF}}$  (Pin 7) does not degrade CMR performance. This allows the AD8553 to attain its extremely high CMR performance without the use of an external buffer amplifier to drive the  $V_{\text{REF}}$  pin, which is required by industry-standard instrumentation amplifiers. This helps save valuable printed circuit board space and minimizes system costs.

For optimal performance in single-supply applications,  $V_{\text{REF}}$  should be set with a low noise precision voltage reference. However, for a lower system cost, the reference voltage can be set with a simple resistor voltage divider between the supply and ground (see Figure 31). This configuration results in degraded output offset performance if the resistors deviate from their ideal values. In dual-supply applications,  $V_{\text{REF}}$  can simply be connected to ground.

The  $V_{\text{REF}}$  pin current is approximately 20 pA, and as a result, an external buffer is not required.

## **DISABLE FUNCTION**

The AD8553 provides a shutdown function to conserve power when the device is not needed. Although there is a 1  $\mu A$  pull-up current on the ENABLE pin, Pin 6 should be connected to the positive supply for normal operation and to the negative supply to turn the device off. It is not recommended to leave Pin 6 floating.

Turn-on time upon switching Pin 6 high is dominated by the output filters. When the device is disabled, the output becomes high impedance enabling muxing application of multiple AD8553 instrumentation amplifiers.

## **OUTPUT FILTERING**

Filter Capacitor C2 is required to limit the amount of switching noise present at the output. The recommended bandwidth of the filter created by C2 and R2 is 1.4 kHz. The user should first select R1 and R2 based on the desired gain, then select C2 based on

$$C2 = 1/(1400 \times 2 \times \pi \times R2) \tag{2}$$

Addition of another single-pole RC filter of 1.4 kHz on the output (R3 and C3 in Figure 31 to Figure 33) is required for bandwidths greater than 10 Hz. These two filters produce an overall bandwidth of 1 kHz.

When driving an ADC, the recommended values for the second filter are  $R3=100~\Omega$  and  $C3=1~\mu F$ . This filter is required to achieve the specified performance. It also acts as an antialiasing filter for the ADC. If a sampling ADC is not being driven, the value of the capacitor can be reduced, but the filter frequency should remain unchanged.

For applications with low bandwidths (<10 Hz), only the first filter is required. In this case, the high frequency noise from the auto-zero amplifier (output amplifier) is not filtered before the following stage.

## **CLOCK FEEDTHROUGH**

The AD8553 uses two synchronized clocks to perform the autocorrection. The input voltage-to-current amplifiers are corrected at 60 kHz.

Trace amounts of these clock frequencies can be observed at the output. The amount of feedthrough is dependent upon the gain, because the autocorrection noise has an input and output referred term. The correction feedthrough is also dependent upon the values of the external filters R2/C2, and R3/C3.

## LOW IMPEDANCE OUTPUT

For applications where a low output impedance is required, the circuit in Figure 33 should be used. This provides the same filtering performance as shown in the configuration in Figure 34.

# MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT

To achieve the maximum performance of the AD8553, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board reduces surface moisture and provides a humidity barrier, reducing parasitic resistance on the board.

Care must be taken to minimize parasitic capacitance on Pin 1 and Pin 10 (Resistor R1 connections). Traces from Pin 1 and Pin 10 to R1 should be kept short and symmetric. Excessive capacitance on these pins will result in a gain error. This effect is most prominent at low gains (G < 10).

For high impedance sources, the PC board traces from the AD8553 inputs should be kept to a minimum to reduce input bias current errors.

## **POWER SUPPLY BYPASSING**

The AD8553 uses internally generated clock signals to perform the autocorrection. As a result, proper bypassing is necessary to achieve optimum performance. Inadequate or improper bypassing of the supply lines can lead to excessive noise and offset voltage.

A 0.1  $\mu F$  surface-mount capacitor should be connected between the supply lines. This capacitor is necessary to minimize ripple from the correction clocks inside the IC. For dual-supply operation (see Figure 33), a 0.1  $\mu F$  (ceramic) surface-mount capacitor should be connected from each supply pin to ground.

For single-supply operation, a  $0.1 \mu F$  surface-mount capacitor should be connected from the supply line to ground.

All bypass capacitors should be positioned as close to the DUT supply pins as possible, especially the bypass capacitor between the supplies. Placement of the bypass capacitor on the back of the board directly under the DUT is preferred.

#### INPUT OVERVOLTAGE PROTECTION

All terminals of the AD8553 are protected against ESD. In the case of a dc overload voltage beyond either supply, a large current would flow directly through the ESD protection diodes. If such a condition should occur, an external resistor should be used in series with the inputs to limit current for voltages beyond the supply rails. The AD8553 can safely handle 5 mA of continuous current, resulting in an external resistor selection of  $R_{\rm EXT} = (V_{\rm IN} - V_{\rm S})/5$  mA.

## **CAPACITIVE LOAD DRIVE**

The output buffer, Pin 4, can drive capacitive loads up to 100 pF.





Figure 30. Simplified AD8553 Schematic


## **CIRCUIT DIAGRAMS/CONNECTIONS**




LOOY.COM.TW

WWW.100X

Figure 31. Single-Supply Connection Diagram Using Voltage Divider Reference




WWW.100Y.COM.TW




N.COM.T

100Y.COM.TW

Figure 33. Dual-Supply Connection Diagram with Low Impedance Output



MMM TOOM COM WWW.100Y.CO



OY.COM.TW

100Y.COM.TW

OOY.COM.T

WWW.100X.

Figure 35. Voltage-to-Current Converter, 0 μA to 30 μA Source





Figure 36. Example of an AD8553 Driving a Converter at  $V_{S+} = 5 V$ WWW.100Y.CON



100X.COM.TW

OOY.COM.T

WWW.100X


Table 5. Recommended External Component Values for Selected Gains

DY.COM.T

Desired Gain (V/V)	R1 (Ω)	R2    C2 (Ω    F)	Calculated Gain
1 WWW.	200 k	100 k    1200p	1 W 1007.
2	100 k	100 k    1200p	2 WWW. OY.COM
5	40.2 k	100 k    1200p	4.975
10	20 k	100 k    1200p	10
50	4.02 k	100 k    1200p	49.75
100	3.92 k	196 k    560p	100 CC
500	3.92 k	976 k    120p	497.95
1000	3.92 k	1.96 M    56p	1000

## **OUTLINE DIMENSIONS**

OY.COM.TW



100Y.COM.TW

LOOY.COM.T

WWW.100X.

WWW.100Y.C

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
AD8553ARMZ	-40°C to +85°C	10-Lead MSOP	RM-10	A09
AD8553ARMZ-REEL	-40°C to +85°C	10-Lead MSOP	RM-10	A09

WWW.100Y.COM.T <sup>1</sup> Z = RoHS Compliant Part. WWW.100Y.COM.TW

AD8553

**NOTES** W.100Y.COM.

100Y.COM.TW

100 Y. COM. TV

WWW.100Y.COM.TW

WWW.100X.C

WWW.1007.C

MY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

WW

A	n	Q	5	5	2
H	v	u	J	J	u

**NOTES** W.100X.COM.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

100Y.COM.TW



100Y.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW

100Y.COM.T

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.C

OY.COM.TW

WWW.100Y.COM.TW

WWW.1004.CO