

# Ultrafast, 4 ns Single-Supply Comparators

AD8611/AD8612


#### **FEATURES**

4 ns propagation delay at 5 V Single-supply operation: 3 V to 5 V 100 MHz input Latch function

#### **APPLICATIONS**

High speed timing
Clock recovery and clock distribution
Line receivers
Digital communications
Phase detectors
High speed sampling
Read channel detection
PCMCIA cards
Zero-crossing detector
High speed analog-to-digital converter (ADC)
Upgrade for LT1394 and LT1016 designs

#### PIN CONFIGURATIONS



#### GENERAL DESCRIPTION

The AD8611/AD8612 are single and dual 4 ns comparators with latch function and complementary output. The latch is not functional if  $V_{\rm CC}$  is less than 4.3 V.

Fast 4 ns propagation delay makes the AD8611/AD8612 good choices for timing circuits and line receivers. Propagation delays for rising and falling signals are closely matched and tracked over temperature. This matched delay makes the AD8611/AD8612 good choices for clock recovery because the duty cycle of the output matches the duty cycle of the input.

The AD8611 has the same pinout as the LT1016 and LT1394, with lower supply current and a wider common-mode input range, which includes the negative supply rail.

The AD8611/AD8612 are specified over the industrial temperature range (-40°C to +85°C). The AD8611 is available in both 8-lead MSOP and narrow 8-lead SOIC surface-mount packages. The AD8612 is available in a 14-lead TSSOP surface-mount package.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

### TABLE OF CONTENTS

TABLE OF CONTENTS	M.M. 10
Features	Optimiz
Applications1	Upgradi
Pin Configurations	Maximu
General Description	Output I
Revision History	Using th
Specifications	Input Sta
Absolute Maximum Ratings 5	Using H
Thermal Resistance	Clock Ti
ESD Caution5	A 5 V, H
Pin Configurations and Function Descriptions	Outline Di
Typical Performance Characteristics	Ordering
Applications	
REVISION HISTORY	
8/06—Rev. 0 to Rev. A	

OY.COM.TW

N.100Y.CO

1	WWW.100X.COM.TW	
l	Optimizing High Speed Performance	10
l	Upgrading the LT1394 and LT1016	10
N	Maximum Input Frequency and Overdrive	10
M	Output Loading Considerations	11
WI	Using the Latch to Maintain a Constant Output	11
3.TW	Input Stage and Bias Currents	11
51.TY	Using Hysteresis	11
M.T	Clock Timing Recovery	12
OW	A 5 V, High Speed Window Comparator	12
$CO_N$	Outline Dimensions	16
Z.CO	Ordering Guide	17
y.CC		

WWW.100Y.CO

WWW.100Y.COM.TW

100Y.COM.TW

:100Y.COM.T

WWW.100Y.C

## REVISION HISTORY

REVISION HISTORY	
8/06—Rev. 0 to Rev. A	
Updated Format	Universal
Added No Latch if $V_{CC}$ < 4.3 V	
Changes to Pin Names	Universal
Added Pin Configurations and Function De	
Changes to Table 8	12 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Changes to Figure 26	12
Changes to Ordering Guide	
4/00—Revision 0: Initial Version	

4/00—Revision 0: Initial Version WWW.100Y.COM.TW

## **SPECIFICATIONS**

Table 1.

Table 1. Parameter	Cumbal	Conditions	NA:	Torre	NA	Unit
INPUT CHARACTERISTICS	Symbol	Conditions	Min	Тур	Max	Unit
	Moon	1 1 COV	V.	1	7	\/
Offset Voltage	Vos	-40°C ≤ T <sub>A</sub> ≤ +85°C	TW	1	7 8	mV
Offset Voltage Drift	AV VAT	-40 C ≤ IA ≤ +85 C	TW.	4	8	mV
Input Bias Current	ΔVos/ΔT	$V_{CM} = 0 V$		4 √ –4		μV/°C
input Bias Current	I <sub>B</sub>	$V_{CM} = 0$ V $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	-6 -7	-4 -4.5		μΑ
Input Offset Current	I <sub>B</sub>	$V_{CM} = 0 V$	30 x-1	-4.5	-4	μΑ
Input Common-Mode Voltage Range	l <sub>os</sub> V <sub>cm</sub>	VCM — 0 V	0.0		±4 3.0	μA V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \leq \text{V}_{CM} \leq 3.0 \text{ V}$	55	85	3.0	dB
Large Signal Voltage Gain	A <sub>vo</sub>	$R_L = 10 \text{ k}\Omega$	33	3000		V/V
Input Capacitance	C <sub>IN</sub>	NL - 10 KI2	CON	3.0		pF
LATCH ENABLE INPUT	CIN	WITH WY	07.	3.0		рг
LAICH ENABLE INPOT  Logic 1 Voltage Threshold	VIH	V <sub>cc</sub> > 4.3 V	2.0	1.65		V
Logic 0 Voltage Threshold	VIH VIL	$V_{CC} > 4.3 \text{ V}$ $V_{CC} > 4.3 \text{ V}$	2.0	1.60	0.8	V
Logic o voltage riffestiold Logic 1 Current	Y	$V_{CC} > 4.3 \text{ V}$ $V_{CC} > 4.3 \text{ V}, V_{LH} = 3.0 \text{ V}$	-1.0	-0.3	0.8	-
Logic 1 Current	I <sub>II</sub>	$V_{CC} > 4.3 \text{ V, V}_{LH} = 3.0 \text{ V}$ $V_{CC} > 4.3 \text{ V, V}_{LL} = 0.3 \text{ V}$	-1.0 -5	-0.3 -2.7		μΑ
Latch Enable	IIL.	VCC > 4.3 V, VLL = 0.3 V	-5 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0	C-2./		μΑ
Pulse Width	*	Vcc > 4.3 V	M 700 .	3 OM		nc
Setup Time	t <sub>PW(E)</sub>	Vcc > 4.3 V	1100	0.5		ns
Hold Time	t <sub>s</sub>	$V_{CC} > 4.3 \text{ V}$ $V_{CC} > 4.3 \text{ V}$	M. T.	0.5		ns ns
DIGITAL OUTPUTS	t <sub>H</sub>	VCC > 4.3 V	X W.10	0.5	M	115
	V. WW	L = 50 uA AV > 250 mV	3.0	2.25		V
Logic 1 Voltage Logic 1 Voltage	Voh	$I_{OH} = 50 \ \mu A, \ \Delta V_{IN} > 250 \ mV$ $I_{OH} = 3.2 \ mA, \ \Delta V_{IN} > 250 \ mV$	2.4	3.35 3.4		V
Logic 1 Voltage  Logic 0 Voltage	V <sub>OH</sub>	$I_{OL} = 3.2 \text{ mA}, \Delta V_{IN} > 250 \text{ mV}$ $I_{OL} = 3.2 \text{ mA}, \Delta V_{IN} > 250 \text{ mV}$	2.4		0.4	V
DYNAMIC PERFORMANCE	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 IIIA, ΔV <sub>IN</sub> > 230 IIIV	11 11	0.25	0.4	V
	f <sub>MAX</sub>	400 mV p-p sine wave	MAN	100		MHz
Input Frequency Propagation Delay		200 mV step with 100 mV overdrive <sup>1</sup>		4.0	5.5	
Propagation Delay	t <sub>P</sub>	$-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$		5	3.5	ns
Propagation Delay	t₽	100 mV step with 5 mV overdrive	WV	5 10		ns ns
Differential Propagation Delay	LP .	100 mv step with 5 mv overanve	***	M. I.		Dist
(Rising Propagation Delay vs.	$\Delta t_{P}$	100 mV step with 100 mV overdrive <sup>1</sup>		0.5	2.0	ns
Falling Propagation Delay	Διρ	100 mv step with 100 mv overdrive	V	0.5	2.0	113
Rise Time	Mr. z	20% to 80%		2.5		ns
Fall Time	M.T.W	80% to 20%	1	1.1		ns O
POWER SUPPLY	WT	WW = 1001 - N. I		411	- 1 1 UÛ	LOW.
Power Supply Rejection Ratio	PSRR	4.5 V ≤ V+ ≤ 5.5 V	<b>N</b> 55	73		dB
V+ Supply Current <sup>2</sup>	1+	M. Ton COM'		5.7	10	mA (O)
MAN TOOK	Y TI	-40°C ≤ T <sub>A</sub> ≤ +85°C	LAN		10	Dax.
Ground Supply Current <sup>2</sup>	I <sub>GND</sub>	$V_0 = 0 \text{ V}, R_L = \infty$	W	3.5	7	mA
- 100 - 100	MOM		L. 3	=.~		100
V – Supply Current <sup>2</sup>	1 1	17. 100 X	VII.	2.2	4	1 4 Ull F.
	N.COM	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	WT			
V— Supply Current <sup>2</sup> 1 Guaranteed by design. 2 Per comparator.	I-	$V_0 = 0 \text{ V, } R_L = \infty$ $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$ $-40^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$	MEN MEN OM.TW	2.2	7	mA mA mA

WWW.100Y.COM.TW

<sup>&</sup>lt;sup>1</sup> Guaranteed by design.

<sup>&</sup>lt;sup>2</sup> Per comparator.

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	or Con	TW WWW. LOOK.CO.	WILL			
Offset Voltage	Vos	. TWW.Ide of CO.	VI.	1	7	mV
Input Bias Current	O I <sub>B</sub>	$V_{CM} = 0 V$	-6	-4.0		μΑ
	I <sub>B</sub>	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$	-7	-4.5		μΑ
Input Common-Mode Voltage Range	V <sub>CM</sub>	TWW. COV.C	0		1.0	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 1.0 \text{ V}$	55	(X)		dB
OUTPUT CHARACTERISTICS	100Y.	W.Th W. 1001.	COM.1	1		
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -3.2 \text{ mA}, V_{IN} > 250 \text{ mV}$	1.2 <sup>1</sup>			V
Output Low Voltage	VoL	$I_{OL} = +3.2 \text{ mA}, V_{IN} > 250 \text{ mV}$	A'COM.	TW	0.3	V
LATCH ENABLE INPUT	W.100 '	Not functional if V <sub>CC</sub> < 4.3 V	COM			
POWER SUPPLY	100	TIN WILLIAM	01	V.T.A.		
Power Supply Rejection Ratio	PSRR	$2.7 \text{ V} \le \text{V} + \le 6 \text{ V}$	UNI CO.	46		dB
Supply Currents	WW.10	$V_O = 0 \text{ V, } R_L = \infty$	T CC			
V+ Supply Current <sup>2</sup>	114	$-40$ °C $\leq T_A \leq +85$ °C	100	4.5	6.5	mA
		OOY.CO TIN WWW.	1100X.C		10	mA
Ground Supply Current <sup>2</sup>	I <sub>GND</sub>	$-40$ °C $\leq T_A \leq +85$ °C	N. Jany	2.5	3.5	mA
	TAIL V	100 COM.	W.100		5.5	mA
V– Supply Current <sup>2</sup>	I-W	11007. OM.TW	1003	2	3.5	mA
ALMM. TOV. COM	WW	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$	N 1 400	N.Co	4.8	mA
DYNAMIC PERFORMANCE	- 17	M. Too COM.	M.W.T.			V
Propagation Delay	t <sub>P</sub>	100 mV step with 20 mV overdrive <sup>3</sup>	W.10	4.5	6.5	ns

WWW.100Y.COM.T

100Y.COM.TW

100Y.COM.T

WWW.100Y.C

<sup>&</sup>lt;sup>1</sup> Output high voltage without pull-up resistor. It may be useful to have a pull-up resistor to V+ for 3 V operation. WWW.100Y.

<sup>&</sup>lt;sup>2</sup> Per comparator.

WWW.100Y.COM.T' <sup>3</sup> Guaranteed by design. WWW.100Y.COM.TW

## **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
Total Analog Supply Voltage	7.0 V
Digital Supply Voltage	7.0 V
Input Voltage <sup>1</sup>	±4 V
Differential Input Voltage	±5 V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	0.01
R, RU, RM Packages	−65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Junction Temperature Range	Too . COM:
R, RU, RM Packages	−65°C to +150°C
Lead Temperature Range (Soldering, 10 sec)	300°C

 $<sup>^{1}\</sup>text{The}$  analog input voltage is equal to  $\pm4\,\text{V}$  or the analog supply voltage, whichever is less.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

Table 4.

Package Type	$\theta_{JA}^{1}$	<b>θ</b> JC	Unit	
8-Lead SOIC (R)	158	43	°C/W	
8-Lead MSOP (RM)	240	43	°C/W	
14-Lead TSSOP (RU)	240	43	°C/W	


 $<sup>^{1}\</sup>theta_{JA}$  is specified for the worst-case conditions, that is, a device in socket for P-DIP and a device soldered in circuit board for SOIC and TSSOP.


#### **ESD CAUTION**


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS









**Table 5. Pin Function Descriptions** 

Pin No.		N V	WWW. 100Y. COME TW WWW. 100Y. COM. TW
SOIC and MSOP	TSSOP	Mnemonic	Description
1	10	V+	Positive Supply Terminal.
2		IN+	Noninverting Analog Input of the Differential Input Stage.
3	" Co,	IN-	Inverting Analog Input of the Differential Input Stage.
4	5 CC	V-	Negative Supply Terminal.
5	1001.	LATCH	Latch Enable Input.
6	3, 12	GND	Negative Logic Supply
7	1	QA	One of Two Complementary Output for Channel A.
8	21003	QA	One of Two Complementary Output for Channel A.
	14	QB	One of Two Complementary Output for Channel B.
	13	QB	One of Two Complementary Output for Channel B.
	4	LEA	Channel A Latch Enable.
	11	LEB	Channel B Latch Enable.
	7	INA+	Noninverting Analog Input of the Differential Input Stage for Channel A.
	6	INA-	Inverting Analog Input of the Differential Input Stage for Channel A.
	8	INB+	Noninverting Analog Input of the Differential Input Stage for Channel B.
	9	INB-	Inverting Analog Input of the Differential Input Stage for Channel B.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Propagation Delay vs. Temperature




Figure 10. Propagation Delay vs. Source Resistance




Figure 8. Propagation Delay vs. Overdrive




Figure 11. Propagation Delay vs. Supply Voltage




Figure 9. Propagation Delay vs. Load Capacitance




Figure 12. Propagation Delay vs. Common-Mode Voltage




Figure 13. Offset Voltage vs. Temperature




Figure 16. Output Low Voltage vs. Load Current (Sinking) Over Temperature




Figure 14. Supply Current vs. Input Frequency




Figure 17. Output High Voltage vs. Load Current (Sourcing) Over Temperature




Figure 15. Latch Setup and Hold Time vs. Temperature








Figure 18. Supply Current vs. Temperature









WWW.100Y.COM.




Figure 22. Falling Edge Response




Figure 23. Response to a 50 MHz, 100 mV Input Sine Wave

### **APPLICATIONS**

#### **OPTIMIZING HIGH SPEED PERFORMANCE**

As with any high speed comparator or amplifier, proper design and layout of the AD8611/AD8612 should be used to ensure optimal performance. Excess stray capacitance or improper grounding can limit the maximum performance of high speed circuitry.

Minimizing resistance from the source to the comparator's input is necessary to minimize the propagation delay of the circuit. Source resistance in combination with the equivalent input capacitance of the AD8611/AD8612 creates an R-C filter that could cause a lagged voltage rise at the input to the comparator. The input capacitance of the AD8611/AD8612 in combination with stray capacitance from an input pin to ground results in several picofarads of equivalent capacitance. Using a surface-mount package and a minimum of input trace length, this capacitance is typically around 3 pF to 5 pF. A combination of 3 k $\Omega$  source resistance and 3 pF of input capacitance yields a time constant of 9 ns, which is slower than the 4 ns propagation delay of the AD8611/AD8612. Source impedances should be less than 1 k $\Omega$  for best performance.

Another important consideration is the proper use of power-supply-bypass capacitors around the comparator. A 1  $\mu F$  bypass capacitor should be placed within 0.5 inches of the device between each power supply pin and ground. Another 10 nF ceramic capacitor should be placed as close as possible to the device in parallel with the 1  $\mu F$  bypass capacitor. The 1  $\mu F$  capacitor reduces any potential voltage ripples from the power supply, and the 10 nF capacitor acts as a charge reservoir for the comparator during high frequency switching.

A continuous ground plane on the PC board is also recommended to maximize circuit performance. A ground plane can be created by using a continuous conductive plane over the surface of the circuit board, only allowing breaks in the plane for necessary traces and vias. The ground plane provides a low inductive current return path for the power supply, thus eliminating any potential differences at various ground points throughout the circuit board caused from ground bounce. A proper ground plane can also minimize the effects of stray capacitance on the circuit board.

#### **UPGRADING THE LT1394 AND LT1016**

The AD8611 single comparator is pin-for-pin compatible with the LT1394 and LT1016 and offers an improvement in propagation delay over both comparators. These devices can easily be replaced with the higher performance AD8611; however, there are differences, so it is useful to ensure that the system still operates properly.

The five major differences between the AD8611 and the LT1016 include input voltage range, input bias currents, propagation delay, output voltage swing, and power consumption. Input common-mode voltage is found by taking the average of the

two voltages at the inputs to the comparator. The LT1016 has an input voltage range from 1.25 V above the negative supply to 1.5 V below the positive supply. The AD8611 input voltage range extends down to the negative supply voltage to within 2 V of V+. If the input common-mode voltage is exceeded, input signals should be shifted or attenuated to bring them into range, keeping in mind the note about source resistance in the Optimizing High Speed Performance section.

For example, an AD8611 powered from a 5 V single supply has its noninverting input connected to a 1 V peak-to-peak, high frequency signal centered around 2.3 V and its inverting input connected to a fixed 2.5 V reference voltage. The worst-case input common-mode voltage to the AD8611 is 2.65 V. This is well below the 3.0 V input common-mode voltage range to the comparator. Note that signals much greater than 3.0 V result in increased input currents and may cause the comparator to operate more slowly.

The input bias current to the AD8611 is 7  $\mu$ A maximum over temperature ( $-40^{\circ}$ C to  $+85^{\circ}$ C). This is identical to the maximum input bias current for the LT1394, and half of the maximum I<sub>B</sub> for the LT1016. Input bias currents to the AD8611 and LT1394 flow out from the comparator's inputs, as opposed to the LT1016 whose input bias current flows into its inputs. Using low value resistors around the comparator and low impedance sources will minimize any potential voltage shifts due to bias currents.

The AD8611 is able to swing within 200 mV of ground and within 1.5 V of positive supply voltage. This is slightly more output voltage swing than the LT1016. The AD8611 also uses less current than the LT1016—5 mA as compared to 25 mA of typical supply current.

The AD8611 has a typical propagation delay of 4 ns, compared with the LT1394 and LT1016, whose propagation delays are typically 7 ns and 10 ns, respectively.

#### **MAXIMUM INPUT FREQUENCY AND OVERDRIVE**

The AD8611 can accurately compare input signals up to 100 MHz with less than 10 mV of overdrive. The level of overdrive required increases with ambient temperature, with up to 50 mV of overdrive recommended for a 100 MHz input signal and an ambient temperature of +85°C.

It is not recommend to use an input signal with a fundamental frequency above 100 MHz because the AD8611 could draw up to 20 mA of supply current and the outputs may not settle to a definite state. The device returns to its specified performance once the fundamental input frequency returns to below 100 MHz.

#### **OUTPUT LOADING CONSIDERATIONS**

The AD8611 can deliver up to 10 mA of output current without increasing its propagation delay. The outputs of the device should not be connected to more than 40 TTL input logic gates or drive less than 400  $\Omega$  of load resistance.

The AD8611 output has a typical output swing between ground and 1 V below the positive supply voltage. Decreasing the output load resistance to ground lowers the maximum output voltage due to the increase in output current. Table 6 shows the typical output high voltage vs. load resistance to ground.

Table 6. Maximum Output Voltage vs. Resistive Load

Output Load to Ground	V+ – V <sub>оит, ні</sub> (typ)
300 Ω	1.5 V
500 Ω	1.3 V
1 kΩ	1.2 V
10 kΩ	1.1 V
>20 kΩ	1.0 V

Connecting a 500  $\Omega$  to 2 k $\Omega$  pull-up resistor to V+ on the output helps increase the output voltage so that it is closer to the positive rail; in this configuration, however, the output voltage will not reach its maximum until 20 ns to 50 ns after the output voltage switches. This is due to the R-C time constant between the pull-up resistor and the output and load capacitances. The output pull-up resistor cannot improve propagation delay.

The AD8611 is stable with all values of capacitive load; however, loading an output with greater than 30 pF increases the propagation delay of that channel. Capacitive loads greater than 500 pF also create some ringing on the output wave. Table 7 shows propagation delay vs. several values of load capacitance. The loading on one output of the AD8611 does not affect the propagation delay of the other output.

Table 7. Propagation Delay vs. Capacitive Load

C <sub>L</sub> (pF)	t <sub>PD</sub> Rising (ns)	t <sub>PD</sub> Falling (ns)	W
<10	3.5	3.5	*XX
33	5	5	
100	8	7	
390	14.5	10	
680	26	15	

## USING THE LATCH TO MAINTAIN A CONSTANT OUTPUT

With the  $V_{\rm CC}$  supply at a nominal 5 V, the latch input to the AD8611/AD8612 can be used to retain data at the output of the comparator. When the latch voltage goes high, the output voltage remains in its previous state, independent of changes in the input voltage.

The setup time for the AD8611/AD8612 is 0.5 ns and the hold time is 0.5 ns. Setup time is defined as the minimum amount of time the input voltage must remain in a valid state before the latch is activated for the latch to function properly. Hold time is defined as the amount of time the input must remain constant

after the latch voltage goes high for the output to remain latched to its voltage.

The latch input is TTL and CMOS compatible, so a logic high is a minimum of 2.0 V and a logic low is a maximum of 0.8 V. The latch circuitry in the AD8611/AD8612 has no built-in hysteresis. At or below approximately 4.1 V, the latch pin becomes unresponsive and should normally be tied low for low  $V_{\rm CC}$  operation.

#### INPUT STAGE AND BIAS CURRENTS

The AD8611 and AD8612 each use a bipolar PNP differential input stage. This enables the input common-mode voltage range to extend from within 2.0 V of the positive supply voltage to 200 mV below the negative supply voltage. Therefore, using a single 5 V supply, the input common-mode voltage range is  $-200~\mathrm{mV}$  to +3.0 V. Input common-mode voltage is the average of the voltages at the two inputs. For proper operation, the input common-mode voltage should be kept within the common-mode voltage range.

The input bias current for the AD8611/AD8612 is 4  $\mu A$ , which is the amount of current that flows from each input of the comparator. This bias current goes to zero on an input that is high and doubles on an input that is low, which is a characteristic common to any bipolar comparator. Care should be taken in choosing resistances to be connected around the comparator because large resistors could significantly decrease the voltage due to the input bias current.

The input capacitance for the AD8611/AD8612 is typically 3 pF. This is measured by inserting a 5 k $\Omega$  source resistance in series with the input and measuring the change in propagation delay.

#### **USING HYSTERESIS**

Hysteresis can easily be added to a comparator through the addition of positive feedback. Adding hysteresis to a comparator offers an advantage in noisy environments where it is undesirable for the output to toggle between states when the input signal is close to the switching threshold. Figure 24 shows a simple method for configuring the AD8611 or AD8612 with hysteresis.




Figure 24. Configuring the AD8611/AD8612 with Hysteresis

In Figure 24, the input signal is connected directly to the inverting input of the comparator. The output is fed back to the noninverting input through R1 and R2. The ratio of R1 to R1 + R2 establishes the width of the hysteresis window, with  $V_{\text{REF}}$  setting the center of the window, or the average switching voltage. The QA or QB output switches low when the input

voltage is greater than  $V_{\text{HI}}$ , and does not switch high again until the input voltage is less than  $V_{\text{LO}}$ , as given in Equation 1:

$$V_{HI} = \left(V + -1.5 V_{REF}\right) \frac{R1}{R1 + R2} + V_{REF}$$
 (1)

$$V_{LO} = V_{REF} \times \frac{R2}{R1 + R2}$$

where V+ is the positive supply voltage.

The capacitor  $C_F$  is optional and can be added to introduce a pole into the feedback network. This has the effect of increasing the amount of hysteresis at high frequencies, which is useful when comparing relatively slow signals in high frequency noise environments. At frequencies greater than  $f_P$ , the hysteresis window approaches  $V_{HI} = V + -1.5 \ V$  and  $V_{LO} = 0 \ V$ . For frequencies less than  $f_P$ , the threshold voltages remain as in Equation 1.

#### **CLOCK TIMING RECOVERY**

Comparators are often used in digital systems to recover clock timing signals. High speed square waves transmitted over any distance, even tens of centimeters, can become distorted due to stray capacitance and inductance. Poor layout or improper termination can also cause reflections on the transmission line, further distorting the signal waveform. A high speed comparator can be used to recover the distorted waveform while maintaining a minimum of delay.

Figure 25 shows  $V_{\rm OUT}$  vs.  $V_{\rm IN}$  as the AD8611 is used to recover a 65 MHz, 100 mV peak-to-peak distorted clock signal into a 4 V peak-to-peak square wave. The lower trace is the input to the AD8611, and the upper trace is the QA or QB output from the comparator. The AD8611 is powered from a 5 V single supply.




Figure 25. Using the AD8611 to Recover a Noisy Clock Signal

#### A 5 V, HIGH SPEED WINDOW COMPARATOR

A window comparator circuit is used to detect when a signal is between two fixed voltages. The AD8612 can be used to create a high speed window comparator, as shown in Figure 26. In this example, the reference window voltages are set as:


$$V_{HI} = \frac{R2}{R1 + R2}$$
  $V_{LO} = \frac{R4}{R3 + R4}$ 

The output of the A1 comparator goes high when the input signal exceeds  $V_{\text{HI}}$ , and the output of A2 goes high only when  $V_{\text{IN}}$  drops below  $V_{\text{LO}}$ . When the input voltage is between  $V_{\text{HI}}$  and  $V_{\text{LO}}$ , both comparator outputs are low, turning off both Q1 and Q2, thus driving  $V_{\text{OUT}}$  to a high state. If the input signal goes outside of the reference voltage window,  $V_{\text{OUT}}$  goes low.

To ensure a minimum of switching delay, the use of high speed transistors is recommended for Q1 and Q2. Using the AD8612 with 2N3960 transistors provides a total propagation delay from  $V_{\rm IN}$  to  $V_{\rm OUT}$  of less than 10 ns.

**Table 8. Window Comparator Output States** 

V <sub>OUT</sub>	Input Voltage
≈ 200 mV	V <sub>IN</sub> < V <sub>LO</sub>
+5 V	$V_{LO} < V_{IN} < V_{HI}$
≈ 200 mV	$V_{\text{IN}} > V_{\text{HI}}$



NOTES 1. Q1, Q2 = 2N3960. 2. PINS 2 AND 13 ARE NO CONNECTS.

Figure 26. A High Speed Window Comparator

#### SPICE Model

```
YWW.100Y.COM.TW
* AD8611 SPICE Macro-Model Typical Values
               WWW.100Y.COM.TW
              WWW.100X
```

WWW.100Y.CC

gay.COM.TW

- \* 1/2000, Ver. 1.0
- \* TAM/ADSC

- MM.100% \* Node assignments
- WWW.11\* Y.C. WWW.thoy.com.TW non-inverting input WW.100Y.COM.TW \*100Y.COM.TW inverting input \*.100Y.COM.TW positive supply negative supply WW.100Y.COM.TW WWW.100Y.C WWW.100Y.CO. DGND WWW.100Y.COM.TW WWW WW.100Y.COM.TW WW.100%.COM.TW WWW.100Y.COM.T

WW.100Y.COM.TW

100Y.COM.TW

100Y.COM.T

WWW.100Y.COM.TW

WWW.1007.C

WWW.100X.C

WWW.100Y.COM.TW WW.109Y.COM.TW \*WW.100X.COM.TW QNOT W.100X.COM[TW COM.TW 99 OM.TW 1 1 2 Sm-WWW.mov.COM.T'80 . 45 50 65 .SUBCKT AD8611 WWW.100Y.COM.TW WWW.100Y.C

WWW.100Y.COM.TW

INPUT STAGE

WWW.100Y.COM.TW WWW.T

\*

M.100Y.COM.TW WWW.100Y.COM.TW WWW.1004.COM.TW W PIX 100Y.COM.TW W.100Y.COM.TW Q1 6 / 2 WWW.100Y.COM.TW Q2 WWW.100Y.COM.TW **IBIAS** 800E-6 RC1 4 50 1E3 50 RC2 1.9 WWW.100Y.COM.TW 4 CL1 3E-13

CIN 3E-12 99 7 Y.C. VCM1

5 7 DX D1

JOOY.COM.TW 3 1 POLY(1) (31,98) 1E-3 1 WWW.100Y.COM.TW EOS

\* Reference Voltages

WWW.100Y.COM.TW (50,0) 100Y.COM.TW .,0) 0 0.5 0 POLY(2) (00 ZOMITW 0.5 EREF (99,0)98 0 100E3 WWW.100Y.COM.TW

RREF 98

```
WWW.100X.C
                                          WWW.100Y.COM.TW
   * CMRR = 66dB, ZERO AT 1 kHz
                                           (2,98) 0
                                           U 0.5
                           POLY(2)
                                            WWW.100Y.COM.TW
                                   (1,98)
   ECM1
              30
                                                               0.5
   RCM1
              30
                           10E3
                              .COM.TW
   RCM2
                     98
                           5
              31
                           15.9E-9
              30
                     31
                      WWW.100Y.C
                       WWW.100Y.COM.TW
   * Latch Section
                           WW.100Y.COM.TW
WWW.100Y.C
    W.100Y.COM.TW
                           100E3
      N.100Y.COM.TW
                           (4,6) 1
      W.100Y.COM 80
                      51
     WW.100Y.COM 10
   E1
                      98
                           (80,51) SLATCH1
   S1
                      11
   C3WWW.1007.CO
                           5 WWW.100Y.C
                                      COM.TW
                      12
                              -2 COM.TW
                 12
                               WWW.100Y.COM.TW
                           (12,98)
   E2
                 13
                      98
                                WWW.100Y.COM.TW
       WWW.1007-12
   R3
                      13
   *
                                                       6E-4
                                     W.100X.COM.TW
    Power Supply Section
                                                       -.6E-3
         WWW.
                                                            WWW.100Y.COM.TW
                                   -r-3 -2
(99,50) 3
   GSY1
                           POLY(1)
                                  (99,50) 4E-3
                                    WWW.100Y.COM.7E-3
                 52 50
   GSY2
                           POLY(1)
                                     WWW.100Y.COM.TW
   RSY
                                   0.25 WWW.100Y.COW.TW
   * Gain Stage Av = 250 fp=100 MHz
               98
   G2
                      20
                           (12,98)
   R1
                 20
                      98
                           1000
   C1
                 20
                           10E-13
                        (99,0)
   E3
                 97
                      0
                         (51,0)
                      0
   E4
                 52
                                   1
                           DC/.COM
   V1
                 97
                      21
                                   0.8
   V2
                 22
                      52
                           DC
                                   0.8
                       WWW.100Y.COM.TW
   D2
                 20
                        WWW.100Y.COM.TW
   D3
                 22
                         WWW.100Y.COM.TW
                          WWW.100Y.COM.TW
   * Q Output
```

100Y.COM.TW

WWW.100X:


Rev. A | Page 14 of 20 TONY YOM

LOOY.COM.TW

WWW.100Y.COM.TW


```
WWW.100X.C
                      41
                           46
 Q3
                99
                                    NOX
                           51
 Q4
                47
                      42
                                    NOX
                           2000
 RB1
                      41
                43
                           2000
                      42
 RB2
                40
                           0.5E-12
 CB1
                99
                      41
                           1E-12
 CB2
                42
                      51
                               WT.MO:
 RO1
                46
                      44
 D4
                           DX
                44
                      45
                                 COM.TW
EO1
                47
                      45
                           500
                                  ONTW
 EO2
                           (20, 51)
                97
                      43
                                    1M.TW
   .100Y.COM.T
                40
                      51
                            (20,51)
                        WWW.100Y.CC
                         WWW.100Y.COM.TW
                            WW.100Y.COM.TW
 * Q NOT Output
   W.100Y.CC
   NW.100Y.COM.TW
                                     COM.TW
                              NOX
                99
05
                               NW.100Y.COM.TW
 Q6
                67
                    62
                           51
                             WWW.100Y.COM.TW
 RB3
                           2000
                    61
                63
                                    5E-12
 RB4
                    62
                           2000
                                WWW.100Y.COM.TW
                    61
 CB3
                99
                           1E-12
                                WWW.100Y.COM.TW
 CB4
                    51
      WWW.100 66
 RO3
                           1
                                   VIWW.100Y.COM.TW
       64
                           DX
 D5
                    65
                                    1VWW.100Y.COM.TW
                    65
                           500
 RO4
                                     WWW.100Y.COM.TW
                           (20,51)
 EO3
                63
                  51
           (20,51)
 E04
 * MODELS
 .MODEL PIX PNP(BF=100, IS=1E-16)
 .MODEL NOX NPN(BF=100, VAF=130, IS=1E-14)
 .MODEL DX D(IS=1E-14)
 .MODEL SLATCH1 VSWITCH(ROFF=1E6, RON=500,
                  WWW.100Y.COM
 +VOFF=2.1, VON=1.4)
 .ENDS AD8611
```

## **OUTLINE DIMENSIONS**



#### **COMPLIANT TO JEDEC STANDARDS MO-187-AA**


Figure 27. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 28. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 29. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding
AD8611ARM-REEL	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	G1A
AD8611ARM-R2	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	G1A
AD8611ARMZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	G1A
AD8611ARMZ-R21	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	G1A
AD8611AR	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8611AR-REEL	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8611AR-REEL7	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8611ARZ <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8611ARZ-REEL <sup>1</sup>	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8611ARZ-REEL71	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD8612ARU	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	
AD8612ARU-REEL	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	
AD8612ARUZ <sup>1</sup>	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	
AD8612ARUZ-REEL <sup>1</sup>	-40°C to +85°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14	

WWW.100X

OX.COM.TW

100 Y.C

100Y.COM.TW

100Y.

WWW.100Y.CO

WWW.100Y.COM.TW

WWW.100Y.COM.TW WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TW

100X.COM.TW

WWW.100Y.COM.TW

WWW.100Y.

WWW.100Y.COM.TW