

50 MHz, Precision, Low Distortion, Low Noise CMOS Amplifiers

AD8651/AD8652

FEATURES

Bandwidth: 50 MHz @ 5 V Low noise: 4.5 nV/√Hz

Offset voltage: 100 µV typical, specified over

entire common-mode range

Slew rate: 41 V/µs

Rail-to-rail input and output swing

Input bias current: 1 pA

Single-supply operation: 2.7 V to 5.5 V Space-saving MSOP and SOIC_N packaging

APPLICATIONS

Optical communications
Laser source drivers/controllers
Broadband communications
High speed ADCs and DACs
Microwave link interface
Cell phone PA control
Video line drivers
Audio


GENERAL DESCRIPTION

The AD865x family consists of high precision, low noise, low distortion, rail-to-rail CMOS operational amplifiers that run from a single-supply voltage of 2.7 V to 5.5 V.

The AD865x family is made up of rail-to-rail input and output amplifiers with a gain bandwidth of 50 MHz and a typical voltage offset of $100~\mu V$ across common mode from a 5 V supply. It also features low noise—4.5 nV/ \sqrt{Hz} .

The AD865x family can be used in communications applications, such as cell phone transmission power control, fiber optic networking, wireless networking, and video line drivers.

PIN CONFIGURATIONS



The AD865x family features the newest generation of DigiTrim* in-package trimming. This new generation measures and corrects the offset over the entire input common-mode range, providing less distortion from V_{OS} variation than is typical of other rail-to-rail amplifiers. Offset voltage and CMRR are both specified and guaranteed over the entire common-mode range as well as over the extended industrial temperature range.

The AD865x family is offered in the narrow 8-lead SOIC package and the 8-lead MSOP package. The amplifiers are specified over the extended industrial temperature range $(-40^{\circ}\text{C to} + 125^{\circ}\text{C})$.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE OF CONTENTS

Features	1	Input Protection	13
Applications		Overdrive Recovery	15
Pin Configurations		Layout, Grounding, and Bypassing Considerations	15
General Description	1	Power Supply Bypassing	15
Specifications	3	Grounding	15
Electrical Characteristics	3	Leakage Currents	15
Absolute Maximum Ratings	5	Input Capacitance	16
Thermal Resistance	5	Output Capacitance	
ESD Caution	5	Settling Time	16
Typical Performance Characteristics	6	THD Readings vs. Common-Mode Voltage	16
Applications	14	Driving a 16-Bit ADC	17
Theory of Operation	14	Outline Dimensions	
Rail-to-Rail Output Stage	140	Ordering Guide	10
Rail-to-Rail Input Stage			19
Rail-to-Rail Input Stage			N N
Rail-to-Rail Input Stage REVISION HISTORY 8/06—Rev. B. to Rev. C	WWW.100 WWW.100	Change to Input Protection section	N TW 15
Rail-to-Rail Input Stage	WWW.100 WWW.100		N TW 15
Rail-to-Rail Input Stage REVISION HISTORY 8/06—Rev. B. to Rev. C	WWW.100 WWW.100	Change to Input Protection section Changes to Ordering Guide	N TW 15
Rail-to-Rail Input Stage REVISION HISTORY 8/06—Rev. B. to Rev. C Changes to Figure 1 to Figure 4	1	Change to Input Protection section Changes to Ordering Guide	15
Rail-to-Rail Input Stage	1	Change to Input Protection section	15 20
Rail-to-Rail Input Stage	116914	Change to Input Protection section	15 20
Rail-to-Rail Input Stage	11691414	Change to Input Protection section	15 20
Rail-to-Rail Input Stage	11691414	Change to Input Protection section	
Rail-to-Rail Input Stage	1	Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43	
Rail-to-Rail Input Stage	14	Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44	
Rail-to-Rail Input Stage	14	Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44	
Rail-to-Rail Input Stage	1	Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44	15 20
Rail-to-Rail Input Stage		Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44 Change to Figure 47 Change to Figure 57	15 20
Rail-to-Rail Input Stage	1	Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44 Change to Figure 47 Change to Figure 57	
Rail-to-Rail Input Stage	14	Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44 Change to Figure 47 Change to Figure 57	
Rail-to-Rail Input Stage		Change to Input Protection section Changes to Ordering Guide 6/04—Rev. 0 to Rev. A Change to Figure 18 Change to Figure 21 Change to Figure 29 Change to Figure 30 Change to Figure 43 Change to Figure 44 Change to Figure 47 Change to Figure 57	

 Change to Figure 51
 13

 Inserted Figure 52
 13

 Change to Theory of Operation section
 14

WWW.100Y.COM

SPECIFICATIONS

$V^+ = 2.7 \text{ V}, V^- = 0 \text{ V}, V_{CM} = V^+/2, T_A = 0$	- 25 C, unicss	other wise specified.				
Table 1.	100 X.COL	VI.TV V 100 1. CO.	1.1			
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	. O. V. C.	MAN MAN TOOK OF	WT			
Offset Voltage	Vos	OM.	OM.			
AD8651	1007.	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 2.7 \text{ V}$	"OM'T	100	350	μV
	001	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}, 0 \text{ V} \le V_{CM} \le 2.7 \text{ V}$	17		1.4	mV
N Page 2 Military	W.100	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}, 0 \text{ V} \le V_{CM} \le 2.7 \text{ V}$	C_{OM}	00	1.6	mV
AD8652	1003	$0 \text{ V} \leq V_{CM} \leq 2.7 \text{ V}$	Mon	90	300	μV
Offset Voltage Drift	TCVos	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}, 0 \text{ V} \le V_{CM} \le 2.7 \text{ V}$	Y.Co.	0.4	1.3	mV μV/°C
Input Bias Current	I _B	COM. I	CON	1.4	10	pΑ
input bias current	N IB	-40°C ≤ T _A ≤ +125°C	01.	N; I, N	600	pA
Input Offset Current	los	-40 C S TA S +123 C	an V.CU	1 1	10	pΑ
input onset current	105	-40°C ≤ T _A ≤ +85°C	-1 C	Mr.	≾I 30	pΑ
	MM	-40°C ≤ T _A ≤ +125°C	1007.		600	pA
Input Voltage Range	V _{CM}	. O TO CO TO THE WAY	-0.1		+2.8	V
Common-Mode Rejection Ratio	CMRR	11001. CONT.1	1.100.		1 2.0	
AD8651	WW	$V^+ = 2.7 \text{ V}, -0.1 \text{ V} < V_{CM} < +2.8 \text{ V}$	75	95		dB
	-TXN	$-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}, -0.1 \text{ V} < V_{CM} < +2.8 \text{ V}$	70	88		dB
	1111	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}, -0.1 \text{ V} < V_{CM} < +2.8 \text{ V}$	65	85		dB
AD8652		$V^+ = 2.7 \text{ V}, -0.1 \text{ V} < V_{CM} < +2.8 \text{ V}$	77	95		dB
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}, -0.1 \text{ V} < V_{CM} < +2.8 \text{ V}$	73	90		dB
Large Signal Voltage Gain	A _{vo}	$R_L = 1 \text{ k}\Omega$, 200 mV < V_O < 2.5 V	100	115		dB
COM.	N .	$R_L = 1 \text{ k}\Omega$, 200 mV < V_O < 2.5 V, $T_A = 85$ °C	100	114		dB
		$R_L = 1 \text{ k}\Omega$, 200 mV < V_O < 2.5 V, $T_A = 125 ^{\circ}\text{C}$	95	108		dB
OUTPUT CHARACTERISTICS	1	WW. 1100X.	M. I.	100 1.	-oM.	1
Output Voltage High	V _{OH}	$I_L = 250 \ \mu A, -40^{\circ}C \le T_A \le +125^{\circ}C$	2.67			V
Output Voltage Low	V _{OL}	$I_L = 250 \ \mu A, -40^{\circ}C \le T_A \le +125^{\circ}C$			30	mV
Short-Circuit Limit	I _{SC}	Sourcing	1/1/1/	80		mA
	1.	Sinking	WW	80		mA
Output Current	lo	W 100 1. OM. I		40	40	mA
POWER SUPPLY	WT	WW TOOY.CO TO	W			TIME
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 5.5 \text{ V}, V_{CM} = 0 \text{ V}$	76	94		dB
WW. 1007.0	MILIA	-40°C ≤ T _A ≤ +125°C	74	93		dB
Supply Current	I _{SY}	WWW. OOX.CO. TW	4	M.M.	- 100Y.	
AD8651	COM.	lo = 0	S T	9	12	mA
100X	T. I.	-40°C ≤ T _A ≤ +125°C		17.5	14.5	mA
AD8652	Y.COM.	lo = 0	V	17.5	19.5	mA
INDUIT CADACITANCE	CONT	-40°C ≤ T _A ≤ +125°C		·	22.5	mA
INPUT CAPACITANCE Differential	Cin	Th MM 1007.	Lin			, F
Common Mode	A COM.	WWW.	W	6 9		pF pF
DYNAMIC PERFORMANCE	011 x	HI CON		9	TAN W. Y	рг
Slew Rate	SR	$G = 1$, $R_L = 10 \text{ k}\Omega$	VIII	41		V/µs
Gain Bandwidth Product	GBP	G = 1	TW	50		MHz
Settling Time, 0.01%	GBF.	$G = \pm 1, 2 \text{ V step}$	11/1	0.2		μs
Overload Recovery Time	" OUX.CI	$V_{IN} \times G = 1.48 \text{ V}^+$	VITI	0.2		μς
Total Harmonic Distortion + Noise	THD + N	$G = 1$, $R_L = 600 \Omega$, $f = 1 \text{ kHz}$, $V_{IN} = 2 \text{ V p-p}$	OM	0.0006		μ3 %
NOISE PERFORMANCE	- 100 ³	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	COM.	3.0000	71	1.10
Voltage Noise Density	e _n	f = 10 kHz	CY . 17	5		nV/√Hz
	N.100	f = 100 kHz	ON	4.5		nV/√H
Current Noise Density	in 100	f = 10 kHz	Mo	4		fA/√Hz

 $V^+ = 5 \text{ V}, V^- = 0 \text{ V}, V_{CM} = V^+/2, T_A = 25^{\circ}\text{C}, \text{ unless otherwise specified.}$

Table 2.

Offset Voltage Offset Voltage OV ≤ V _{CM} ≤ 5V	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
AD8651 AD8652 AD8653 AD8652 AD8653 AD8653 AD8653 AD8654 AD86563 AD86564 AD86565 AD86565 AD86565 AD86565 AD86565 AD86565 AD86565 AD865665 AD865665 AD865666 AD86566666666666666666666666666666666666		Joe St CC	MANN ON CO	Div.	N		
AD8652 AD8653 AD8652 AD8653 AD8652 AD8654 AD8654 AD8655 AD8655 AD8655 AD8655 AD8656 AD8656 AD8656 AD8656 AD8656 AD8656 AD8656 AD8656 AD8657 AD8657 AD8658 AD8658 AD8658 AD8659 AD8659 AD8659 AD8659 AD8650 AD86		Vos	W.TV	W.I.			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AD8651	N.C.		A T	100	350	μV
AD8652 Of Set Voltage Drift Input Bias Current Is A0°C ≤ Ta ≤ +125°C, 0 ∨ ≤ Ven ≤ 5 ∨ A0°C ≤ Ta ≤ +125°C Offset Voltage Drift Input Bias Current Is A0°C ≤ Ta ≤ +125°C AD8651 AD8652 AD8652 AD8652 AD8652 AD8652 AD8653 AD8652 AD8654 AD8654 AD8655 AVE AVE AVE AVE AVE AVE AVE A		W.100		COM.			mV
Offset Voltage Drift Input Bias Current Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio AD8651 AD8651 AD8652 Large Signal Voltage Gain Avo R ₁ = 1 kΩ, 200 mV < V ₀ < 4.8 V, T _A = 85°C R ₁ = 1 kΩ, 200 mV < V ₀ < 4.8 V, T _A = 85°C Output Voltage High Von R ₁ = 1 kΩ, 200 mV < V ₀ < 4.8 V, T _A = 125°C Output Voltage Bigh Output Voltage Bange Common Mode Photo Von R ₂ = 1 kΩ, 200 mV < V ₀ < 4.8 V, T _A = 125°C Output Voltage Gain Von Sinking Sinking Sinking No No No No No No No No No N		100X.	- 1 10	M		1.7	
Offset Voltage Drift Input Bias Current TCV ₀₅ Input Bias Current 4 μ//C ≤ T _A ≤ +85°C 30 pA -40°C ≤ T _A ≤ +85°C 30 pA 600 pA Input Offset Current Ios 1 10 pA -40°C ≤ T _A ≤ +85°C 30 pA 600 pA Input Voltage Range V _{CM} CMRR -0.1 +5.1 V Common-Mode Rejection Ratio AD8651 80 95 dB dB AD8652 0.1 V < V _{CM} < 5.1 V	AD8652	M.IO	$0 \text{ V} \leq V_{CM} \leq 5 \text{ V}$	a Con-	90	300	μV
Input Bias Current Is		100 2	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}, 0 \text{ V} \le \text{V}_{\text{CM}} \le 5 \text{ V}$	CON	0.4	1.4	mV
A0°C ≤ T _A ≤ +85°C 30 pA 600 p	Offset Voltage Drift	TCVos	VCO. TM WW.	M.Co	4		μV/°C
A0°C ≤ T _A ≤ +85°C 30 pA 600 p	Input Bias Current	l _B	L'OM.	1 CO	1	10	pA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		10	-40°C ≤ T _A ≤ +85°C	001.		30	-
Input Offset Current		WWW.L		NY.C'		600	pA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Offset Current	los	ODY. COM. TW.	100	1	10	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	M. T. COM	M M.	-40°C ≤ T _A ≤ +85°C	ANT.			· ·
Input Voltage Range		TATAN		1.10			
Common-Mode Rejection Ratio AD8651 AD8651 AD8651 AD8651 AD8651 AD8652 AD8652 AD8652 AD8652 AD8652 AD8652 AD8652 AD8653 AD8654 AD8654 AD86554 AD86554 AD86554 AD86554 AD86555 AD86555 AD86555 AD86555 AD86555 AD86555 AD86556 AD86556 AD865656 AD865656 AD865666 AD8666666 AD8666666666666666666666666666666666	Input Voltage Range	VcM	100X-117W WY	-0.1			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			MAN COMPANY	MI - OU		TW	'
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			01V < Vcm < 5.1V	80	95		dB
$AD8652 - 40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}, 0.1 \text{ V} < V_{CM} < 5.1 \text{ V} \\ 0.1 \text{ V} < V_{CM} < 5.1 \text{ V} \\ -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}, 0.1 \text{ V} < V_{CM} < 5.1 \text{ V} \\ 76 - 95 \\ 4B \\ 4B - 100 \\ 4B \\ 4D - 40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}, 0.1 \text{ V} < V_{CM} < 5.1 \text{ V} \\ 76 - 95 \\ 4B \\ 4B - 100 \\ 4D - 115 \\ 4B \\ 4B \\ 4D - 115 \\ $	ADOUGH COM	WW					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AD8652	W		- A 6			N P
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AD0032		-11 11 -1				(7)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Larga Signal Valtaga Gain	Λ -		- 1			-
$R_{L} = 1 \text{ k}\Omega, 200 \text{ mV} < V_{O} < 4.8 \text{ V}, T_{A} = 125^{\circ}\text{C} \qquad 95 \qquad 111 \qquad \qquad dB$ OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Vol. $I_{L} = 250 \text{ μA}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C} \qquad 4.97 \qquad V$ Output Voltage Low Short-Circuit Limit $I_{SC} \qquad Sourcing \qquad 80 \qquad mA$ Sinking Output Current $I_{O} \qquad I_{O} \qquad I_{$	Large Signal Voltage Gain	Avo					
OUTPUT CHARACTERISTICS Voh $I_L = 250 \mu A, -40^{\circ} C \le T_A \le +125^{\circ} C$ 4.97 V Output Voltage High Vol. $I_L = 250 \mu A, -40^{\circ} C \le T_A \le +125^{\circ} C$ 30 mV Short-Circuit Limit I_{SC} Sourcing 80 mA Output Current I_O 40 mA POWER SUPPLY I_O I_O 76 94 dB POWER Supply Rejection Ratio I_O				_ 1			_ T
Output Voltage High V _{OH} $I_L = 250 \mu A, -40^{\circ} C \le T_A \le +125^{\circ} C$ 4.97 V Output Voltage Low V _{OL} $I_L = 250 \mu A, -40^{\circ} C \le T_A \le +125^{\circ} C$ 30 mV Short-Circuit Limit I_{SC} Sourcing 80 mA Output Current I_O 40 mA POWER SUPPLY PSRR $V_S = 2.7 V to 5.5 V, V_{CM} = 0 V$ 76 94 dB Supply Current I_{SY} $I_{O} = 0$ 74 93 dB AD8651 $I_{O} = 0$ 9.5 14.0 mA AD8652 $I_{O} = 0$ 15.5 mA INPUT CAPACITANCE $I_{O} = 0$ 17.5 20.0 mA DIFFERENTIAL $I_{O} = 0$ $I_{O} = 0$ 23.5 mA DISTRICT CAPACITANCE $I_{O} = 0$ <td>OUTDUIT CHADACTEDISTICS</td> <td>4</td> <td>KL = 1 K12, 200 MIV < VO < 4.0 V, 1A - 123 C</td> <td>95</td> <td>217003</td> <td></td> <td>QB .</td>	OUTDUIT CHADACTEDISTICS	4	KL = 1 K12, 200 MIV < VO < 4.0 V, 1A - 123 C	95	21700 3		QB .
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Vall	1 250 UA 40°C < T. < ±125°C	4 97			WTW
Short-Circuit Limit		34		4.77		20	V/Vz-
Output Current Io Sinking 80 mA POWER SUPPLY POWER SUPPLY V _S = 2.7 V to 5.5 V, V _{CM} = 0 V 76 94 dB Power Supply Rejection Ratio PSRR V _S = 2.7 V to 5.5 V, V _{CM} = 0 V 76 94 dB Supply Current I _{SY} I _O = 0 74 93 dB AD8651 I _O = 0 9.5 14.0 mA AD8652 I _O = 0 9.5 15 mA INPUT CAPACITANCE I _O = 0 17.5 20.0 mA INPUT CAPACITANCE C _{IN} 6 pF Differential 6 pF Common Mode 9 pF DYNAMIC PERFORMANCE SR G = 1, R _L = 10 kΩ 41 V/μs				MA	2011	30	_ (' ' ' ' '
Output Current Io 40 mA POWER SUPPLY Power Supply Rejection Ratio PSRR $V_S = 2.7 \text{ V to } 5.5 \text{ V, V}_{CM} = 0 \text{ V}$ 76 94 dB Supply Current Isy 10 = 0 74 93 dB AD8651 Io = 0 9.5 14.0 mA AD8652 Io = 0 17.5 20.0 mA INPUT CAPACITANCE In the company of the company	Short-Circuit Limit	Isc		*N			
POWER SUPPLY Power Supply Rejection Ratio PSRR $V_S = 2.7 \text{ V to } 5.5 \text{ V, } V_{CM} = 0 \text{ V}$ 76 94 dB Supply Current Isy Io = 0 9.5 14.0 mA AD8651 Io = 0 9.5 14.0 mA AD8652 Io = 0 17.5 20.0 mA INPUT CAPACITANCE In Differential 6 pF Common Mode 9 pF DYNAMIC PERFORMANCE SR G = 1, R _L = 10 kΩ 41 V/μs	2 1007.0	TIM	Sinking	1/4			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		lo	MAN. CO.	-	40	11011	MA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		DCDD	V 27V45 55V V = 0V	76	0.4		ON A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Power Supply Rejection Ratio	PSKK					-7/1-2
AD8651 $I_0 = 0$ 9.5 14.0 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 15 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 17.5 20.0 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 23.5 mA INPUT CAPACITANCE Differential 6 pF $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 6 pF $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 27.0 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 27.5 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 28.5 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 29.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 21.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 22.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 23.5 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 24.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 25.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 26.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 27.7 mA $-40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ 29.7 mA	c becomes stayled	ONI.	-40°C ≤ I _A ≤ +125°C	/4	93		aR
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		Isy	. M. 100 . COM: I.		25 48	MAIN	COM
AD8652 $I_0 = 0$ 17.5 20.0 mA -40°C ≤ $T_A \le +125$ °C 23.5 mA SINPUT CAPACITANCE Differential 6 pF Common Mode 9 pF DYNAMIC PERFORMANCE Slew Rate SR $G = 1$, $R_L = 10$ kΩ 41 V/μs	AD8651	COL		N	9.5		
	W.100 -	COM.			-= = 111		- < 7
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	AD8652	T			17.5		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	WW.F	4 COAr.	-40°C ≤ T _A ≤ +125°C	- N		23.5	mA
Common Mode 9 pF DYNAMIC PERFORMANCE SR $G = 1$, $R_L = 10$ kΩ 41 V/μs		Cin	The COM		,		100 TO COM
DYNAMIC PERFORMANCE Slew Rate SR $G=1$, $R_L=10~k\Omega$ 41 V/ μs		W.C.	WW. 100X.	IN			
Slew Rate SR $G = 1$, $R_L = 10 \text{ k}\Omega$ 41 $V/\mu s$		T CON	THE STANFACOU	NI TO THE REAL PROPERTY.	9		pF CU
		007.	W.I.M M 2N 100 CC	M.I.			W.100 - CC
Gain Bandwidth Product GBP G = 1 50 MHz				TV			
		GBP		OM.			N 11
Settling Time, 0.01% $G = \pm 1, 2 \text{ V step}$ 0.2 μs	<u> </u>	TOOX.C.		TIM			μs
Overload Recovery Time $V_{IN} \times G = 1.2 V^{+}$ 0.1 μs		N.To.		$CO_{M_{P}}$			
Total Harmonic Distortion + Noise $THD + N$ $G = 1$, $R_L = 600 \Omega$, $f = 1$ kHz, $V_{IN} = 2$ V p-p 0.0006 %		THD + N	$G = 1$, $R_L = 600 \Omega$, $f = 1 \text{ kHz}$, $V_{IN} = 2 \text{ V p-p}$	·Mo	0.0006	4.	%
NOISE PERFORMANCE		W.	YOU WIN WIN	1.40			MW . 1003
	Voltage Noise Density	e _n	f = 10 kHz	COM			nV/√Hz
$f = 100 \text{ kHz}$ 4.5 $\text{nV}/\sqrt{\text{Hz}}$		100	f = 100 kHz	N. C.	4.5		nV/√Hz
	Current Noise Density	İn	f = 10 kHz	" CO			fA/√Hz

WWW.100Y.COM.TW

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

Table 3.

Parameter	Rating
Supply Voltage	6.0 V
Input Voltage	GND to $V_S + 0.3 V$
Differential Input Voltage	±6.0 V
Output Short-Circuit Duration to GND	Indefinite
Electrostatic Discharge (HBM)	4000 V
Storage Temperature Range	7601. COM'I.
RM, R Package	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	M 100 1. COM.
RM, R Package	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300℃

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

JA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θја	θις	Unit
8-Lead MSOP (RM)	210	45	°C/W
8-Lead SOIC_N (R)	158	43	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage Distribution




Figure 6. Input Offset Voltage vs. Temperature




Figure 7. TCVos Distribution




Figure 8. Input Offset Voltage vs. Common-Mode Voltage




Figure 9. Input Bias Current vs. Temperature




Figure 10. Supply Current vs. Supply Voltage




Figure 11. Supply Current vs. Temperature




Figure 12. Output Voltage to Supply Rail vs. Load Current




Figure 13. Output Voltage Swing High vs. Temperature




Figure 14. Output Voltage Swing Low vs. Temperature




Figure 15. CMRR vs. Frequency




Figure 16. CMRR vs. Temperature




Figure 17. CMRR vs. Temperature




Figure 18. PSRR vs. Frequency




Figure 19. PSRR vs. Temperature




Figure 20. Voltage Noise Density vs. Frequency




Figure 21. Current Noise Density vs. Frequency




Figure 22. No Phase Reversal




Figure 23. Open-Loop Gain and Phase vs. Frequency




Figure 24. Open-Loop Gain vs. Temperature




Figure 25. Open-Loop Gain vs. Output Voltage Swing




Figure 26. Closed-Loop Gain vs. Frequency




Figure 27. Maximum Output Swing vs. Frequency




Figure 28. Large Signal Response




Figure 29. Small Signal Response




Figure 30. Small Signal Overshoot vs. Load Capacitance




Figure 31. Negative Overload Recovery Time




Figure 32. Positive Overload Recovery Time




Figure 33. Output Impedance vs. Frequency




Figure 34. Input Offset Voltage Distribution




Figure 35. Input Offset Voltage vs. Temperature




Figure 36. Input Offset Voltage vs. Common-Mode Voltage




Figure 37. Supply Current vs. Temperature




Figure 38. Output Voltage to Supply Rail vs. Load Current




Figure 39. Output Voltage Swing High vs. Temperature




Figure 40. Output Voltage Swing Low vs. Temperature




Figure 43. Small Signal Response

TIME (10µs/DIV)




Figure 44. Small Signal Overshoot vs. Load Capacitance




Figure 45. Negative Overload Recovery Time




Figure 46. Positive Overload Recovery Time




Figure 47. CMRR vs. Frequency




Figure 48. PSRR vs. Frequency




Figure 49. Open-Loop Gain and Phase vs. Frequency




Figure 50. Open-Loop Gain vs. Temperature




Figure 51. Closed-Loop Gain vs. Frequency




Figure 52. Channel Separation vs. Frequency.

APPLICATIONS

THEORY OF OPERATION

The AD865x family consists of voltage feedback, rail-to-rail input and output precision CMOS amplifiers that operate from 2.7 V to 5.5 V of power supply voltage. These amplifiers use Analog Devices, Inc. DigiTrim technology to achieve a higher degree of precision than is available from most CMOS amplifiers. DigiTrim technology, used in a number of Analog Devices amplifiers, is a method of trimming the offset voltage of the amplifier after it has been assembled. The advantage of post-package trimming is that it corrects any offset voltages caused by the mechanical stresses of assembly.

The AD865x family is available in standard op amp pinouts, making DigiTrim completely transparent to the user. The input stage of the amplifiers is a true rail-to-rail architecture, allowing the input common-mode voltage range of the op amp to extend to both positive and negative supply rails. The open-loop gain of the AD865x with a load of 1 k Ω is typically 115 dB.

The AD865x can be used in any precision op amp application. The amplifiers do not exhibit phase reversal for common-mode voltages within the power supply. With voltage noise of $4.5~\rm nV/Hz$ and $-105~\rm dB$ distortion for $10~\rm kHz$, $2~\rm V$ p-p signals, the AD865x is a great choice for high resolution data acquisition systems. Their low noise, sub-pA input bias current, precision offset, and high speed make them superb preamps for fast photodiode applications. The speed and output drive capabilities of the AD865x also make the amplifiers useful in video applications.

Rail-to-Rail Output Stage

The voltage swing of the output stage is rail-to-rail and is achieved by using an NMOS and PMOS transistor pair connected in a common source configuration. The maximum output voltage swing is proportional to the output current, and larger currents will limit how close the output voltage can get to the proximity of the output voltage to the supply rail. This is a characteristic of all rail-to-rail output amplifiers. With 40 mA of output current, the output voltage can reach within 5 mV of the positive and negative rails. At light loads of >100 k Ω , the output swings within ~1 mV of the supplies.

Rail-to-Rail Input Stage

The input common-mode voltage range of the AD865x extends to both positive and negative supply voltages. This maximizes the usable voltage range of the amplifier, an important feature for single-supply and low voltage applications. This rail-to-rail input range is achieved by using two input differential pairs, one NMOS and one PMOS, placed in parallel. The NMOS pair is active at the upper end of the common-mode voltage range, and the PMOS pair is active at the lower end of the common-mode range.

The NMOS and PMOS input stages are separately trimmed using DigiTrim to minimize the offset voltage in both differential pairs. Both NMOS and PMOS input differential pairs are active in a 500 mV transition region when the input common-mode voltage is approximately 1.5 V below the positive supply voltage. A special design technique improves the input offset voltage in the transition region that traditionally exhibits a slight $V_{\rm OS}$ variation. As a result, the common-mode rejection ratio is improved within this transition band. Compared to the Burr Brown OPA350 amplifier, shown in Figure 53, the AD865x, shown in Figure 54, exhibits much lower offset voltage shift across the entire input common-mode range, including the transition region.




Figure 53. Input Offset Distribution over Common-Mode Voltage for the OPA350




Figure 54. Input Offset Distribution over Common-Mode Input Protection for the AD865x

Input Protection

As with any semiconductor device, if a condition exists for the input voltage to exceed the power supply, the device input overvoltage characteristic must be considered. The inputs of the AD865x family are protected with ESD diodes to either power supply. Excess input voltage energizes internal PN junctions in the AD865x, allowing current to flow from the input to the supplies. This results in an input stage with picoamps of input current that can withstand up to 4000 V ESD events (human body model) with no degradation.

Excessive power dissipation through the protection devices destroys or degrades the performance of any amplifier. Differential voltages greater than 7 V result in an input current of approximately ($|V_{CC} - V_{EE}| - 0.7 \text{ V}$)/ R_I , where R_I is the resistance in series with the inputs. For input voltages beyond the positive supply, the input current is approximately ($V_{IN} - V_{CC} - 0.7$)/ R_I . For input voltages beyond the negative supply, the input current is about ($V_{IN} - V_{EE} + 0.7$)/ R_I . If the inputs of the amplifier sustain differential voltages greater than 7 V or input voltages beyond the amplifier power supply, limit the input current to 10 mA by using an appropriately sized input resistor (R_I), as shown in Figure 55.




Figure 55. Input Protection Method

Overdrive Recovery

Overdrive recovery is defined as the time it takes for the output of an amplifier to come off the supply rail after an overload signal is initiated. This is usually tested by placing the amplifier in a closed-loop gain of 15 with an input square wave of 200 mV p-p while the amplifier is powered from either 5 V or 3 V. The AD865x family has excellent recovery time from overload conditions (see Figure 31 and Figure 32). The output recovers from the positive supply rail within 200 ns at all supply voltages. Recovery from the negative rail is within 100 ns at 5 V supply.

LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS

Power Supply Bypassing

Power supply pins can act as inputs for noise, so care must be taken that a noise-free, stable dc voltage is applied. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering most of the noise.

Bypassing schemes are designed to minimize the supply impedance at all frequencies with a parallel combination of capacitors of 0.1 μF and 4.7 μF . Chip capacitors of 0.1 μF (X7R or NPO) are critical and should be as close as possible to the amplifier package. The 4.7 μF tantalum capacitor is less critical for high frequency bypassing, and, in most cases, only one is needed per board at the supply inputs.

Grounding

A ground plane layer is important for densely packed PC boards to spread the current-minimizing parasitic inductances. However, an understanding of where the current flows in a circuit is critical to implementing effective high speed circuit design. The length of the current path is directly proportional to the magnitude of parasitic inductances and, therefore, the high frequency impedance of the path. High speed currents in an inductive ground return create an unwanted voltage noise.

The length of the high frequency bypass capacitor leads is critical. A parasitic inductance in the bypass grounding works against the low impedance created by the bypass capacitor. Place the ground leads of the bypass capacitors at the same physical location. Because load currents also flow from the supplies, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For the larger value capacitors, intended to be effective at lower frequencies, the current return path distance is less critical.

Leakage Currents

Poor PC board layout, contaminants, and the board insulator material can create leakage currents that are much larger than the input bias current of the AD865x family. Any voltage differential between the inputs and nearby traces sets up leakage currents through the PC board insulator, for example 1 V/100 G = 10 pA. Similarly, any contaminants on the board can create significant leakage (skin oils are a common problem).

To significantly reduce leakages, put a guard ring (shield) around the inputs and the input leads that are driven to the same voltage potential as the inputs. This ensures that there is no voltage potential between the inputs and the surrounding area to set up any leakage currents. To be effective, the guard ring must be driven by a relatively low impedance source and should completely surround the input leads on all sides, above and below, using a multilayer board.

Another effect that can cause leakage currents is the charge absorption of the insulator material itself. Minimizing the amount of material between the input leads and the guard ring helps to reduce the absorption. Also, low absorption materials, such as Teflon* or ceramic, may be necessary in some instances.

Input Capacitance

Along with bypassing and grounding, high speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. A few picofarads of capacitance reduces the input impedance at high frequencies, which in turn increases the amplifier gain, causing peaking in the frequency response or oscillations. With the AD865x, additional input damping is required for stability with capacitive loads greater than 47 pF with direct input to output feedback (see the Output Capacitance section).

Output Capacitance

When using high speed amplifiers, it is important to consider the effects of the capacitive loading on amplifier stability. Capacitive loading interacts with the output impedance of the amplifier, causing reduction of the BW as well as peaking and ringing of the frequency response. To reduce the effects of the capacitive loading and allow higher capacitive loads, there are two commonly used methods.

As shown in Figure 56, place a small value resistor (Rs) in series with the output to isolate the load capacitor from the amplifier output. Heavy capacitive loads can reduce the phase margin of an amplifier and cause the amplifier response to peak or become unstable. The AD865x is able to drive up to 47 pF in a unity gain buffer configuration without oscillation or external compensation. However, if an application requires a higher capacitive load drive when the AD865x is in unity gain, the use of external isolation networks can be used. The effect produced by this resistor is to isolate the op amp output from the capacitive load. The required amount of series resistance has been tabulated in Table 5 for different capacitive loads. While this technique improves the overall capacitive load drive for the amplifier, its biggest drawback is that it reduces the output swing of the overall circuit.





Figure 56. Driving Large Capacitive Loads

Table 5. Optimum Values for Driving Large Capacitive Loads

C L	Rs	
100 pF	50 Ω	1
500 pF	35 Ω	
1.0 nF	25 Ω	1

• Another way to stabilize an op amp driving a large capacitive load is to use a snubber network, as shown in Figure 57. Because there is not any isolation resistor in the signal path, this method has the significant advantage of not reducing the output swing. The exact values of R_S and C_S are derived experimentally. In Figure 57, an optimum R_S and C_S combination for a capacitive load drive ranging from 50 pF to 1 nF was chosen. For this, $R_S = 3~\Omega$ and $C_S = 10$ nF were chosen.



Settling Time

The settling time of an amplifier is defined as the time it takes for the output to respond to a step change of input and enter and remain within a defined error band, as measured relative to the 50% point of the input pulse. This parameter is especially important in measurements and control circuits where amplifiers are used to buffer A/D inputs or DAC outputs. The design of the AD865x family combines a high slew rate and a wide gain bandwidth product to produce an amplifier with very fast settling time. The AD865x is configured in the noninverting gain of 1 with a 2 V p-p step applied to its input. The AD865x family has a settling time of about 130 ns to 0.01% (2 mV). The output is monitored with a $10\times$, $10 \, \text{M}$, $11.2 \, \text{pF}$ scope probe.

THD Readings vs. Common-Mode Voltage

Total harmonic distortion of the AD865x family is well below 0.0004% with any load down to 600 Ω . The distortion is a function of the circuit configuration, the voltage applied, and the layout, in addition to other factors. The AD865x family outperforms its competitor for distortion, especially at frequencies below 20 kHz, as shown in Figure 58.




Figure 58. Total Harmonic Distortion




Figure 59. THD + N Test Circuit

Driving a 16-Bit ADC

The AD865x family is an excellent choice for driving high speed, high precision ADCs. The driver amplifier for this type of application needs low THD + N as well as quick settling time. Figure 61 shows a complete single-supply data acquisition solution. The AD865x family drives the AD7685, a 250 kSPS, 16-bit data converter.¹

The AD865x is configured in an inverting gain of 1 with a 5 V single supply. Input of 45 kHz is applied, and the ADC samples at 250 kSPS. The results of this solution are listed in Table 6. The advantage of this circuit is that the amplifier and ADC can be powered with the same power supply. For the case of a noninverting gain of 1, the input common-mode voltage encompasses both supplies.

¹ For more information about the AD7685 data converter, go to http://www.analog.com/Analog_Root/productPage/productHome/0%2C21 21%2CAD7685%2C00.html




Figure 60. Frequency Response of AD865x Driving a 16-Bit ADC





Figure 61. AD865x Driving a 16-Bit ADC

Table 6. Data Acquisition Solution of Figure 60


Parameter	Reading (dB)	
THD + N	105.2	
SFDR	106.6	
2nd Harmonics	107.7	
3rd Harmonics	113.6	

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 62. 8-Lead Mini Small Outline Package [MSOP] (RM-8)Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AA CONTROLLING DIMENSIONS ARE IN MILL IMPTERS: INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 63. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)WWW.100Y.COM.TW

060506-A

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8651ARM-REEL	-40°C to +125°C	8-Lead MSOP	RM-8	BEA
AD8651ARM-R2	-40°C to +125°C	8-Lead MSOP	RM-8	BEA
AD8651ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	BEA#
AD8651ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	BEA#
AD8651AR	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8651AR-REEL	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8651AR-REEL7	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8651ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8651ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	c 1
AD8651ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	N
AD8652ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A 05
AD8652ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A05
AD8652ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	L
AD8652ARZ-REEL ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	WT
AD8652ARZ-REEL7 ¹	−40°C to +125°C	8-Lead SOIC_N	R-8	1. 3

WWW.100X.

100Y.COM.TW

,100Y.T

OY.COM.TW

100Y.C

¹ Z = Pb-free part; # denotes lead-free product may be top or bottom marked. WWW.100Y.COM.TW WWW.100Y WWW.100Y.COM.7

NOTES W.100X.COM.

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

WWW.100Y.COM.TW

MY.COM.TW

WWW.100Y.COM.TW

100Y.COM.TW

LOOY.COM.T

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.C

OY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CC

WWW.100Y.COM.TW Http://www. 100y. com. tw



WWW.100Y.COM.TW

WWW.100Y.CO

WWW.100Y.COM.TW

100Y.COM.TW