

Low Noise, Precision CMOS Amplifier

AD8655/AD8656

FEATURES

Low noise: 2.7 nV/ $\sqrt{\text{Hz}}$ @ f = 10 kHz Low offset voltage: 250 μ V max over V_{CM}

Offset voltage drift: 0.4 μ V/°C typ and 2.3 μ V/°C max

Bandwidth: 28 MHz
Rail-to-rail input/output
Unity gain stable
2.7 V to 5.5 V operation
-40°C to +125°C operation

APPLICATIONS


ADC and DAC buffers Audio Industrial controls Precision filters Digital scales Strain gauges PLL filters

GENERAL DESCRIPTION

The AD8655/AD8656 are the industry's lowest noise, precision CMOS amplifiers. They leverage the Analog Devices DigiTrim® technology to achieve high dc accuracy.

The AD8655/AD8656 provide low noise (2.7 nV/ $\sqrt{\text{Hz}}$ @ 10 kHz), low THD + N (0.0007%), and high precision performance (250 μV max over V_{CM}) to low voltage applications. The ability to swing rail-to-rail at the input and output enables designers to buffer analog-to-digital converters (ADCs) and other wide dynamic range devices in single-supply systems.

PIN CONFIGURATIONS



The high precision performance of the AD8655/AD8656 improves the resolution and dynamic range in low voltage applications. Audio applications, such as microphone pre-amps and audio mixing consoles, benefit from the low noise, low distortion, and high output current capability of the AD8655/AD8656 to reduce system level noise performance and maintain audio fidelity. The high precision and rail-to-rail input and output of the AD8655/AD8656 benefit data acquisition, process controls, and PLL filter applications.

The AD8655/AD8656 are fully specified over the -40° C to $+125^{\circ}$ C temperature range. The AD8655/AD8656 are available in Pb-free, 8-lead MSOP and SOIC packages.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

TABLE OF CONTENTS

Specifications	3
Absolute Maximum Ratings	5 L
ESD Caution	5
Typical Performance Characteristics	6
Theory of Operation1	5
Applications1	6 O
Input Overvoltage Protection 1	6
Input Capacitance1	6
REVISION HISTORY	
6/05—Rev O to Rev A	

31 10	
WW.100Y.COM.TW	
Driving Capacitive Loads	16
Layout, Grounding, and Bypassing Considerations	18
Power Supply Bypassing	18
Grounding	18
Leakage Currents	18
Outline Dimensions	19
Ordering Guide	19

WWW.100Y.COM.

WWW.100Y.

Added Figure 55......14 WWW.100Y.COM.TW

WWW.100Y.COM.TW 4/05—Revision 0: Initial Version

SPECIFICATIONS

Table 1.

arameter	Symbol	Conditions	Min	Тур	Max	Unit
NPUT CHARACTERISTICS	N.CO	TH WWW.	TW			
Offset Voltage	Vos	$V_{CM} = 0 V \text{ to } 5 V$	TIN	50	250	μV
.Com.TW	001.	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	1.7		550	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	VIII	0.4	2.3	μV/°C
Input Bias Current	I _B	N. SW. WWW.	Maria	VI	10	рA
Or. WILL	1007.	-40 °C \leq T _A \leq $+125$ °C	$0M_{II}$		500	pA
Input Offset Current	los	TW WWW.	7.7.7		10	pA
ONL	11.100	-40°C ≤ T _A ≤ +125°C	O_{Mr}		500	рA
Input Voltage Range	100 L	COM.14	0		5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V \text{ to } 5 V$	85	100	_	dB
Large Signal Voltage Gain	Avo	$V_0 = 0.2 \text{ V to } 4.8 \text{ V}, R_L = 10 \text{ k}\Omega, V_{CM} = 0 \text{ V}$	100	110		dB
1100 July 200	- TSV 101	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	95	Mist		dB
OUTPUT CHARACTERISTICS	W W	7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		OM.TV		0.5
Output Voltage High	V_{OH}	$I_L = 1 \text{ mA}; -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	4.97	4.991		V
Output Voltage Low	Vol	$I_L = 1 \text{ mA}; -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	VO 1	8	30	mV
Output Current	I _{OUT}	$V_{OUT} = \pm 0.5 \text{ V}$	100 x.	±220	7.44	mA
POWER SUPPLY	1001	30V-300	4007	-CO	TW	
Power Supply Rejection Ratio	PSRR	V _S = 2.7 V to 5.0 V	88	105		dB
Supply Current/Amplifier	I _{SY}	V ₀ = 0 V	W 100	3.7	4.5	mA
MMM OUN CONTRACT	VVV	-40°C ≤ T _A ≤ +125°C	-110	OY	5.3	mA
NPUT CAPACITANCE	C _{IN}	W. TOPE	M-1.	and Co		N
Differential		11,100 r. COM:1	TW.	9.3		pF
Common-Mode	V	IN TOOK OF THE W	- ×1	16.7		pF
NOISE PERFORMANCE	N .	MAN COMP	MAN	· voo.	Con	TW
Input Voltage Noise Density	en	f = 1 kHz		4		nV/√Hz
WW 100Y.C	1	f = 10 kHz	W.	2.7		nV/√Hz
Total Harmonic Distortion + Noise	THD + N	$G = 1$, $R_L = 1$ k Ω , $f = 1$ kHz, $V_{IN} = 2$ V p-p	WW	0.0007		%
FREQUENCY RESPONSE	THUTN	$S = I_1 IIL = I RZZ_1 I = I RIIZ_1 VIN = Z V P^3P$	- 11	0.0007	N CC	70
Gain Bandwidth Product	GBP	WW. MIOOX.	10	28		MHz
Slew Rate	SR	$R_{l} = 10 \text{ k}\Omega$	V	11		V/µs
Settling Time	ts	$N_{L} = 10 \text{ K}\Omega^{2}$ To 0.1%, $V_{IN} = 0 \text{ V to 2 V step, G} = +1$		370		ns
Phase Margin	TIM	$C_L = 0 \text{ pF}$		69		degrees
T Hase Margin	The same	CL = 0 PI		09	- 100	degrees

WWW.100X.C

WWW.100Y.COM.TW

Table 2.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	· CO	THE WINN CO	TV			
Offset Voltage	Vos	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$	DIM.	44	250	μV
OY.CO. TW WWW.	1001.0	$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	T.Mo.		550	μV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	-40°C ≤ T _A ≤ +125°C	A L	0.4	2.0	μV/°C
Input Bias Current	l _B	OW.1	COM.	101	10	рA
TOOK CONTRACTOR WAY	100%	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	Mon		500	pA
Input Offset Current	los	COSTAN	I.Cos		10	pA
1 1 1 1 CONTROL OF THE PARTY OF	103	-40°C ≤ T _A ≤ +125°C	CO		500	pA
Input Voltage Range	1100	10 C3 1/23 C	0		2.7	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to } 2.7 \text{ V}$	80	98	2.7	dB
Large Signal Voltage Gain	Avo	$V_{O} = 0.2 \text{ V to } 2.5 \text{ V}, R_{L} = 10 \text{ k}\Omega, V_{CM} = 0 \text{ V}$	98	0		dB
Large Signal Voltage Gain	Avo	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	90			dB
OUTPUT CHARACTERISTICS	NWW.	-40 C S TA S +123 C	90	2021	W	ив
Output Voltage High	Voh	$I_L = 1 \text{ mA}; -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	2.67	2.688		V
			2.67		20	
Output Voltage Low	Vol	$I_L = 1 \text{ mA}; -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	400	10	30	mV
Output Current	Іоит	$V_{OUT} = \pm 0.5 \text{ V}$	1700	±75	7	mA
POWER SUPPLY		1.100X-1.17W	\ .sI 10	07.0		
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 5.0 \text{ V}$	88	105		dB
Supply Current/Amplifier	I _{SY}	$V_0 = 0 V$	WW.	3.7	4.5	mA
WWW.Co.T.	V	-40°C ≤ T _A ≤ +125°C	N III	1007.	5.3	mA
INPUT CAPACITANCE	Cin	OWW. TOW. COM	MAN			TW
Differential		, M.100 COW. 1	TANK	9.3		pF
Common-Mode		WY TION TO THE	1/1/1/	16.7	. 01	pF
NOISE PERFORMANCE	_XX	MMM. TO V. COM	WW			WT
Input Voltage Noise Density	e _n	f = 1 kHz		4.0		nV/√Hz
	WIT	f = 10 kHz		2.7		nV/√Hz
Total Harmonic Distortion + Noise	THD + N	$G = 1$, $R_L = 1k\Omega$, $f = 1$ kHz, $V_{IN} = 2$ V p-p	N/	0.0007		%
FREQUENCY RESPONSE	N. T.			7X/V/-3	-7 (OW
Gain Bandwidth Product	GBP	WW. 100X.Cont.TW		27		MHz
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		8.5		V/µs
Settling Time	ts	To 0.1%, $V_{IN} = 0$ to 1 V step, $G = +1$	т	370		ns
Phase Margin	U.S.	$C_L = 0 \text{ pF}$	N	54		degrees
Filase Margin	COMP	CL = 0 pi	ri e	34	11	degrees

100Y.COM.TW

WWW.100X.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	6 V
Input Voltage	VSS - 0.3 V to VDD + 0.3 V
Differential Input Voltage	±6 V
Output Short-Circuit Duration to GND	Indefinite
Electrostatic Discharge (HBM)	3.0 kV
Storage Temperature Range R, RM Packages	−65°C to +150°C
Junction Temperature Range R, RM Packages	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4.

Package Type	θ_{JA}^1	θις	Unit
8-Lead MSOP (RM)	210	45	°C/W
8-Lead SOIC (R)	158	43	°C/W

 $^{1}\theta_{JA}$ is specified for worst-case conditions; that is, θ_{JA} is specified for a device soldered in the circuit board for surface-mount packages.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage Distribution




Figure 6. Input Offset Voltage vs. Temperature




Figure 7. |TCVos | Distribution




Figure 8. Input Offset Voltage vs. Common-Mode Voltage




Figure 9. Input Bias Current vs. Temperature




Figure 10. Supply Current vs. Supply Voltage




Figure 11. Supply Current vs. Temperature




Figure 12. AD8655 Output Voltage to Supply Rail vs. Current Load




Figure 13. AD8656 Output Swing vs. Current Load




Figure 14. Output Voltage Swing High vs. Temperature




Figure 15. Output Voltage Swing Low vs. Temperature




Figure 16. CMRR vs. Frequency




Figure 17. Large Signal CMRR vs. Temperature




Figure 18. Small Signal PSSR vs. Frequency




Figure 19. Large Signal PSSR vs. Temperature




Figure 20. Voltage Noise Density vs. Frequency




Figure 21. Low Frequency Noise (0.1 Hz to 10 Hz).




Figure 22. No Phase Reversal




Figure 23. Open-Loop Gain and Phase vs. Frequency




Figure 24. Large Signal Open-Loop Gain vs. Temperature




Figure 25. Closed-Loop Gain vs. Frequency




Figure 26. Maximum Output Swing vs. Frequency




Figure 27. Large Signal Response




Figure 28. Small Signal Response




Figure 29. Small Signal Overshoot vs. Load Capacitance




Figure 30. Negative Overload Recovery Time




Figure 31. Positive Overload Recovery Time




Figure 32. Output Impedance vs. Frequency




Figure 33. Input Offset Voltage Distribution




Figure 34. Input Offset Voltage vs. Temperature




Figure 35. |TCVos| Distribution




Figure 36. Supply Current vs. Temperature




Figure 37. AD8655 Output Voltage to Supply Rail vs. Load Current




Figure 38. AD8656 Output Swing vs. Current Load




Figure 39. Output Voltage Swing High vs. Temperature




Figure 40. Output Voltage Swing Low vs. Temperature




Figure 41. No Phase Reversal




Figure 42. Large Signal Response




Figure 43. Small Signal Response




Figure 44. Small Signal Overshoot vs. Load Capacitance




Figure 45. Negative Overload Recovery Time




Figure 46. Positive Overload Recovery Time




Figure 47. CMRR vs. Frequency




Figure 48. Large Signal CMRR vs. Temperature




Figure 49. Small Signal PSSR vs. Frequency




Figure 50. Open-Loop Gain and Phase vs. Frequency




Figure 51. Large Signal Open-Loop Gain vs. Temperature




Figure 52. Closed-Loop Gain vs. Frequency




Figure 53. Maximum Output Swing vs. Frequency




Figure 54. Output Impedance vs. Frequency




Figure 55. Channel Separation vs. Frequency

THEORY OF OPERATION

The AD8655/AD8656 amplifiers are voltage feedback, rail-to-rail input and output precision CMOS amplifiers, which operate from 2.7 V to 5.0 V of power supply voltage. These amplifiers use the Analog Devices DigiTrim technology to achieve a higher degree of precision than is available from most CMOS amplifiers. DigiTrim technology, used in a number of ADI amplifiers, is a method of trimming the offset voltage of the amplifier after it is packaged. The advantage of post-package trimming is that it corrects any offset voltages caused by the mechanical stresses of assembly.

The AD8655/AD8656 are available in standard op amp pinouts, making DigiTrim completely transparent to the user. The input stage of the amplifiers is a true rail-to-rail architecture, allowing the input common-mode voltage range of the amplifiers to extend to both positive and negative supply rails. The openloop gain of the AD8655/AD8656 with a load of 10 k Ω is typically 110 dB.

The AD8655/AD8656 can be used in any precision op amp application. The amplifier does not exhibit phase reversal for common-mode voltages within the power supply. The AD8655/AD8656 are great choices for high resolution data acquisition systems with voltage noise of 2.7 nV/ $\sqrt{\rm Hz}$ and THD + Noise of –103 dB for a 2 V p-p signal at 10 kHz. Their low noise, sub-pA input bias current, precision offset, and high speed make them superb preamps for fast filter applications. The speed and output drive capability of the AD8655/AD8656 also make them useful in video applications.

APPLICATIONS

INPUT OVERVOLTAGE PROTECTION

The internal protective circuitry of the AD8655/AD8656 allows voltages exceeding the supply to be applied at the input. It is recommended, however, not to apply voltages that exceed the supplies by more than 0.3 V at either input of the amplifier. If a higher input voltage is applied, series resistors should be used to limit the current flowing into the inputs. The input current should be limited to less than 5 mA.

The extremely low input bias current allows the use of larger resistors, which allows the user to apply higher voltages at the inputs. The use of these resistors adds thermal noise, which contributes to the overall output voltage noise of the amplifier. For example, a 10 k Ω resistor has less than 12.6 nV/ $\sqrt{\rm Hz}$ of thermal noise and less than 10 nV of error voltage at room temperature.

INPUT CAPACITANCE

Along with bypassing and ground, high speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. For circuits with resistive feedback network, the total capacitance, whether it is the source capacitance, stray capacitance on the input pin, or the input capacitance of the amplifier, causes a breakpoint in the noise gain of the circuit. As a result, a capacitor must be added in parallel with the gain resistor to obtain stability. The noise gain is a function of frequency and peaks at the higher frequencies, assuming the feedback capacitor is selected to make the second-order system critically damped. A few picofarads of capacitance at the input reduce the input impedance at high frequencies, which increases the amplifier's gain, causing peaking in the frequency response or oscillations. With the AD8655/AD8656, additional input damping is required for stability with capacitive loads greater than 200 pF with direct input to output feedback. See the Driving Capacitive Loads section.

DRIVING CAPACITIVE LOADS

Although the AD8655/AD8656 can drive capacitive loads up to 500 pF without oscillating, a large amount of ringing is present when operating the part with input frequencies above 100 kHz. This is especially true when the amplifiers are configured in positive unity gain (worst case). When such large capacitive loads are required, the use of external compensation is highly recommended. This reduces the overshoot and minimizes ringing, which, in turn, improves the stability of the AD8655/AD8656 when driving large capacitive loads.

One simple technique for compensation is a snubber that consists of a simple RC network. With this circuit in place, output swing is maintained, and the amplifier is stable at all gains. Figure 57 shows the implementation of a snubber, which reduces overshoot by more than 30% and eliminates ringing. Using a snubber does not recover the loss of bandwidth incurred from a heavy capacitive load.




Figure 56. Driving Heavy Capacitive Loads Without Compensation




Figure 57. Snubber Network




Figure 58. Driving Heavy Capacitive Loads Using a Snubber Network

THD Readings vs. Common-Mode Voltage

Total harmonic distortion of the AD8655/AD8656 is well below 0.0007% with a load of 1 k Ω . This distortion is a function of the circuit configuration, the voltage applied, and the layout, in addition to other factors.




Figure 59. THD + N Test Circuit




Figure 60. THD + Noise vs. Frequency

LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS

POWER SUPPLY BYPASSING

Power supply pins can act as inputs for noise, so care must be taken to apply a noise-free, stable dc voltage. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering most of the noise. Bypassing schemes are designed to minimize the supply impedance at all frequencies with a parallel combination of capacitors with values of 0.1 μF and 4.7 μF . Chip capacitors of 0.1 μF (X7R or NPO) are critical and should be as close as possible to the amplifier package. The 4.7 μF tantalum capacitor is less critical for high frequency bypassing, and, in most cases, only one is needed per board at the supply inputs.

GROUNDING

A ground plane layer is important for densely packed PC boards to minimize parasitic inductances. This minimizes voltage drops with changes in current. However, an understanding of where the current flows in a circuit is critical to implementing effective high speed circuit design. The length of the current path is directly proportional to the magnitude of parasitic inductances, and, therefore, the high frequency impedance of the path. Large changes in currents in an inductive ground return create unwanted voltage noise.

The length of the high frequency bypass capacitor leads is critical, and, therefore, surface-mount capacitors are recommended. A parasitic inductance in the bypass ground trace works against the low impedance created by the bypass capacitor. Because load currents flow from the supplies, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For larger value capacitors intended to be effective at lower frequencies, the current return path distance is less critical.


LEAKAGE CURRENTS

Poor PC board layout, contaminants, and the board insulator material can create leakage currents that are much larger than the input bias current of the AD8655/AD8656. Any voltage differential between the inputs and nearby traces creates leakage currents through the PC board insulator, for example, 1 V/100 $G\Omega = 10$ pA. Similarly, any contaminants on the board can create significant leakage (skin oils are a common problem).

To significantly reduce leakage, put a guard ring (shield) around the inputs and input leads that are driven to the same voltage potential as the inputs. This ensures there is no voltage potential between the inputs and the surrounding area to create any leakage currents. To be effective, the guard ring must be driven by a relatively low impedance source and should completely surround the input leads on all sides, above and below, by using a multilayer board.

The charge absorption of the insulator material itself can also cause leakage currents. Minimizing the amount of material between the input leads and the guard ring helps to reduce the absorption. Also, using low absorption materials, such as Teflon* or ceramic, may be necessary in some instances.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 61. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches)




Figure 62. 8-Lead Mini Small Outline Package [MSOP] (RM-8)Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8655ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	COMITY
AD8655ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	Y.C.
AD8655ARZ-REEL71	-40°C to +125°C	8-Lead SOIC_N	R-8	COM
AD8655ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A0D
AD8655ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A0D
AD8656ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	V.Con
AD8656ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	100 COW.1
AD8656ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	1100X.Com.
AD8656ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	AOS
AD8656ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	AOS

¹ Z = Pb-free part.

W.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CC

NOTES W.100X.COM.

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

V.100Y.COM.TW

WWW.100Y.

100Y.COM.TW

00Y.COM.T

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.C

© 2005 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05304-0-6/05(A)

WWW.100Y.COM.TW

WWW.100Y.COM

WWW.100Y.C



www.analog.com

WI.MOT

W.100Y.COM.TW