

FEATURES

Low Power, Rail-to-Rail Output, Video Op Amps with Ultralow Power ADA4853-1/ADA4853-2/ADA4853-3

PIN CONFIGURATIONS

Ultralow power-down current: 0.1 µA Low quiescent current: 1.4 mA/amplifier Ideal for standard definition video **High speed** 100 MHz, -3 dB bandwidth 120 V/us slew rate 0.5 dB flatness: 22 MHz Differential gain: 0.20% Differential phase: 0.10° Single-supply operation **Rail-to-rail output** Output swings to within 200 mV of either rail Low voltage offset: 1 mV Wide supply range: 2.65 V to 5 V **APPLICATIONS** Portable multimedia players Video cameras 勝特力材料 886-3-5753170 **Digital still cameras** 胜特力电子(上海) 86-21-34970699 **Consumer video Clock buffer**

胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

GENERAL DESCRIPTION


The ADA4853-1/ADA4853-2/ADA4853-3 are low power, low cost, high speed, rail-to-rail output op amps with ultralow power disables that are ideal for portable consumer electronics. Despite their low price, the ADA4853-1/ADA4853-2/ADA4853-3 provide excellent overall performance and versatility. The 100 MHz, -3 dB bandwidth, and 120 V/µs slew rate make these amplifiers wellsuited for many general-purpose, high speed applications.

The ADA4853-1/ADA4853-2/ADA4853-3 voltage feedback op amps are designed to operate at supply voltages as low as 2.65 V and up to 5 V using only 1.4 mA of supply current per amplifier. To further reduce power consumption, the amplifiers are equipped with a powerdown mode that lowers the supply current to less than $1.5 \,\mu A$ maximum, making them ideal in battery-powered applications.


The ADA4853-1/ADA4853-2/ADA4853-3 provide users with a true single-supply capability, allowing input signals to extend 200 mV below the negative rail and to within 1.2 V of the positive rail. On the output, the amplifiers can swing within 200 mV of either supply rail. With their combination of low price, excellent differential gain (0.2%), differential phase (0.10°), and 0.5 dB flatness out to 22 MHz, these amplifiers are ideal for video applications.

Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.



The ADA4853-1 is available in a 6-lead SC70, the ADA4853-2 is available in a 16-lead LFCSP_VQ, and the ADA4853-3 is available in both a 16-lead LFCSP_VQ and a 14-lead TSSOP. The ADA4853-1 temperature range is -40°C to +85°C while the ADA4853-2/ ADA4853-3 temperature range is -40°C to +105°C.



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700 Fax: 781.461.3113 ©2006-2010 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

D.Yan VICLE	Jur.	WWW
TABLE OF CONTENTS		
Features		Турі
Applications		Circ
Pin Configurations		Н
General Description		0
Revision History		Арр
Specifications		Si
Specifications with 3 V Supply		Pe
Specifications with 5 V Supply		TN La
Absolute Maximum Ratings		Out
Thermal Resistance		0
ESD Caution		
REVISION HISTORY		
9/10—Rev. D to Rev. E		7/06

N	WWW.100Y.COM.TW	
	Typical Performance Characteristics	6
	Circuit Description	14
	Headroom Considerations	14
	Overload Behavior and Recovery	14
	Applications Information	15
	Single-Supply Video Amplifier	15
	Power Supply Bypassing	15
	Layout	15
	Outline Dimensions	16
	Ordering Guide	17

100Y.COM.TW

100Y.COM.T

WWW.100X.C

REVISION HISTORY

9/10—Rev. D to Rev. E	M
Changes to Figure 2 and Figure 3 1	
6/10—Rev. C to Rev. D	U
Changes to Figure 2 and Figure 3 1	\mathbf{C}
Changes to Outline Dimensions	
10/07—Rev. B to Rev. C	
Changes to Applications Section	Υ.
Changes to Ordering Guide 16	
10/06—Rev. A to Rev. B	0
Added ADA4853-3Universal	00
Added ADA4855-5Universal	
Added 14-Lead TSSOPUniversal	1
Changes to Features 1	ct 1
Changes to DC Performance, Input Characteristics, and	
Power Supply Sections	Ń
Changes to DC Performance, Input Characteristics, and]
Power Supply Sections	
Changes to Figure 20	
Changes to Figure 49	
Updated Outline Dimensions	Ń
Changes to Ordering Guide16	

7/06—Rev. 0 to Rev. A	
Added ADA4853-2U	Iniversal
Changes to Features and General Description	1
Changes to Table 1	
Changes to Table 2	
Changes to Table 3	
Changes to Figure 7	6
Changes to Figure 11 Caption, Figure 12, Figure 13,	
and Figure 16	
Changes to Figure 17 and Figure 19	8
Inserted Figure 21; Renumbered Sequentially	8
Inserted Figure 25; Renumbered Sequentially	9
Changes to Figure 28	9
Changes to Figure 31 through Figure 35	10
Changes to Figure 37, Figure 39 through Figure 42	11
Inserted Figure 43 and Figure 46	12
Inserted Figure 47	13
Changes to Circuit Description Section	13
Changes to Headroom Considerations Section	13
Changes to Figure 48	14
Updated Outline Dimensions	15
Changes to Ordering Guide	15
1/06—Revision 0: Initial Version	

WWW.100Y.COM.

SPECIFICATIONS

WWW.100Y.COM.T

Table 1.	COOL WWW. 100	. Const	LN		
Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	COM.I.	CON			
–3 dB Bandwidth	$G = +1, V_0 = 0.1 V p-p$		90		MHz
	$G = +2, V_0 = 2 V p - p$	NY.CO	32		MHz
Bandwidth for 0.5 dB Flatness	$G = +2, V_0 = 2 V p-p, R_L = 150 \Omega$		22		MHz
Settling Time to 0.1%	$V_0 = 2 V step$	1001.	45		ns
Slew Rate	$G = +2$, $V_0 = 2$ V step	88	100		V/µs
NOISE/DISTORTION PERFORMANCE	CONT.	.100			
Differential Gain	$R_L = 150 \Omega$	N.1001.	0.20		%
Differential Phase	$R_L = 150 \Omega$	100	0.10		Degree
Input Voltage Noise	f = 100 kHz	W.10	22		nV/√Hz
Input Current Noise	f = 100 kHz	.10V	2.2		pA/√Hz
Crosstalk	$G = +2, V_0 = 2 V p-p, R_L = 150 \Omega, f = 5 MHz$		-66		dB
DC PERFORMANCE	W.LUT CONT.	WW.	N.COm	N	
Input Offset Voltage		W.	COM.	4	mV
Input Offset Voltage Drift	NA WE WOY CO. TH	MM.	1.6		μV/°C
Input Bias Current	WW.100 CONL	WWW	1.0	1.7	μA
Input Bias Current Drift	100 1. CONT. 1		4 COM		nA/°C
Input Bias Offset Current	WWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	MIN	50		nA
Open-Loop Gain	$V_0 = 0.5 V$ to 2.5 V	72	80		dB
INPUT CHARACTERISTICS	W.100 COM.		NN.100 100	Ŵr.	1
Input Resistance	Differential/common mode		0.5/20		MΩ
Input Capacitance	WWW.L OV.COM TW	1	0.6		pF
Input Common-Mode Voltage Range	WW.100 COM.1		-0.2 to $+V_{CC} - 1.2$		V
Input Overdrive Recovery Time (Rise/Fall)	$V_{IN} = -0.5 V \text{ to } +3.5 V, G = +1$		40		ns
Common-Mode Rejection Ratio	$V_{CM} = 0 V \text{ to } 1 V$	-69	-85		dB
POWER-DOWN	COMP. TO ST COMP.	< NI	WWW.L	1.CO	W.
Power-Down Input Voltage	Power-down		1.2		V
Turn-Off Time	WWWWWWWWW	W	1.4		μs
Turn-On Time	AL WW. ICOM	A.	120		ns
Power-Down Bias Current	M 1001. ON				COM.
Enabled	Power-down = 3.0 V	WTN	25	30	μΑ
Power-Down	Power-down = 0 V	W	0.01		μA
OUTPUT CHARACTERISTICS	1.1	M	War	1.700	-1 CO
Output Overdrive Recovery Time	$V_{IN} = -0.25 V \text{ to } +1.75 V, G = +2$	TIT	70		ns
Output Voltage Swing	$R_L = 150 \Omega$	0.3 to 2.7	0.15 to 2.88		V
Short-Circuit Current	Sinking/sourcing	COM.	150/120	W_{J}	mA
POWER SUPPLY	M.T.W WY 1001	-M.	A.	-N.	[00 r.
Operating Range	TOW WWW.	2.65		5	V.
Quiescent Current/Amplifier	-OM. 1	TCOM	1.3	1.6	mA
Quiescent Current (Power-Down)/Amplifier	Power-down = low	1.	0.1	1.5	μΑ
Positive Power Supply Rejection	$+V_{s} = +1.5 V \text{ to } +2.5 V, -V_{s} = -1.5 V$	-76	-86		dB
Negative Power Supply Rejection	$-V_s = -1.5 V$ to $-2.5 V$, $+V_s = +1.5 V$	-77	-88		dB

WWW.100Y

WWW.100Y.C $T_A = 25^{\circ}$ C, $R_F = 1 \text{ k}\Omega$, $R_G = 1 \text{ k}\Omega$ for G = +2, $R_L = 150 \Omega$, unless otherwise noted. **Table 2.**

YNAMIC PERFORMANCE					
	N.COM WWW	N.CU	WT		
–3 dB Bandwidth	$G = +1, V_0 = 0.1 V p-p$		100	MH	lz
	$G = +2, V_0 = 2 V p - p$	1001.	35	MH	lz
Bandwidth for 0.5 dB Flatness	$G = +2, V_0 = 2 V p - p$		22	MH	lz
Settling Time to 0.1%	$V_0 = 2 V step$	N.IV.	54	ns	
Slew Rate	$G = +2$, $V_0 = 2$ V step	93	120	V/µ	เร
OISE/DISTORTION PERFORMANCE	W WI.CO. W		ITW		
Differential Gain	$R_L = 150 \Omega$	WW.100	0.22	%	
Differential Phase	$R_L = 150 \Omega$	100 N	0.10	De	grees
Input Voltage Noise	f = 100 kHz	NN NO	22		_ ∕√Hz
Input Current Noise	f = 100 kHz	WW.L	2.2	pA	/√Hz
Crosstalk	$G = +2$, $V_0 = 2 V p-p$, $R_L = 150 \Omega$, $f = 5 MHz$		-66	dB	
C PERFORMANCE	WWWWWWWWWWWWWWWWWWWWW	WW	100X.C. 11TV		
Input Offset Voltage	WW.100 COM.	WW	1 4	.1 mV	,
Input Offset Voltage Drift	WW 100X.COM.TW		1.6	μV	
Input Bias Current	WWW. OOY.COM TW	WW		.7 μA	
Input Bias Current Drift	WW.100 COM.	W.C.	4	nA	
Input Bias Offset Current	W 1 1002.0 ON.TW		60	nA	
Open-Loop Gain	$V_0 = 0.5 V$ to 4.5 V	72	80	dB	
IPUT CHARACTERISTICS			WALL CO		
Input Resistance	Differential/common mode		0.5/20	MC) 1
Input Capacitance			0.6	pF	
Input Common-Mode Voltage Range	CONTRACTION CONTRACTION	N.	-0.2 to $+V_{cc} - 1.2$	V	
Input Overdrive Recovery Time (Rise/Fall)	$V_{IN} = -0.5 V \text{ to } +5.5 V, G = +1$		40	ns	
Common-Mode Rejection Ratio	$V_{CM} = 0.5 V to 15.5 V, G = 11$ $V_{CM} = 0 V to 3 V$	-71	-88	dB	
DWER-DOWN		N.		- C G	Wr.
Power-Down Input Voltage	Power-down		1.2	- Q	
Turn-Off Time	1007	WT.IN	1.5	μs	
Turn-On Time	WWW. CU	WT	120	ns	
Power-Down Bias Current	1.1 " W.100 -	M. L	120		
Enabled	Power-down = 5 V	WT.Mo	40 5	0 μΑ	
Power-Down	Power-down = 0 V	WT	0.01	μΑ	
UTPUT CHARACTERISTICS		COM.	0.01	μ/	CON,
Output Overdrive Recovery Time	$V_{IN} = -0.25 V \text{ to } +2.75 V, G = +2$	T.Mo	55	ns	
Output Voltage Swing	$R_L = 75 \Omega$	0.55 to 4.5	0.1 to 4.8	V	
Short-Circuit Current	Sinking/sourcing	0.55 (0 4.5	160/120		
OWER SUPPLY	Sinking/sourcing	1. Cont	100/120	mA	
	WWW.	265	W WT	v	
Operating Range	COM.	2.65	5		
Quiescent Current/Amplifier		1001.		.8 mA	100
Quiescent Current (Power-Down)/Amplifier	Power-down = low	APY.CU		.5 μA	
Positive Power Supply Rejection	$+V_{s} = +2.5 V \text{ to } +3.5 V, -V_{s} = -2.5 V$	-75	-80	dB	
Negative Power Supply Rejection	$-V_s = -2.5 V$ to $-3.5 V$, $+V_s = +2.5 V$	-75	-80	dB	N.100

100Y.COM.TW

00X.COM.T

WWW.100Y.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	5.5 V
Power Dissipation	See Figure 6
Common-Mode Input Voltage	$-V_{s} - 0.2 V$ to $+V_{s} - 1.2 V$
Differential Input Voltage	±Vs
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	WW.ICC CONT.
6-Lead SC70	–40°C to +85°C
16-Lead LFCSP_VQ	-40°C to +105°C
14-Lead TSSOP	-40°C to +105°C
Lead Temperature	JEDEC J-STD-20
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for the device soldered in the circuit board for surface-mount packages.

Table 4.

Package Type	Αιθ	Unit	N.
6-Lead SC70	430	°C/W	
16-Lead LFCSP_VQ	63	°C/W	
14-Lead TSSOP	120	°C/W	

Maximum Power Dissipation

The maximum safe power dissipation for the ADA4853-1/ ADA4853-2/ADA4853-3 is limited by the associated rise in junction temperature (T_1) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a junction temperature of 150°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality. The power dissipated in the package (P_D) for a sine wave and a resistor load is the total power consumed from the supply minus the load power.

 $P_D = Total Power Consumed - Load Power$

$$P_{D} = \left(V_{SUPPLY \, VOLTAGE} \times I_{SUPPLY \, CURRENT} \right) - \frac{V_{OUT}^{2}}{R_{L}}$$

RMS output voltages should be considered.

Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, more metal directly in contact with the package leads and through holes under the device reduces θ_{JA} .

Figure 6 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 6-lead SC70 (430°C/W), the 14-lead TSSOP (120°C/W), and the 16-lead LFCSP_VQ (63°C/W) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.




Figure 6. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Small Signal Frequency Response for Various Gains






Figure 8. Small Signal Frequency Response for Various Loads








Figure 10. Small Signal Frequency Response for Various Capacitive Loads




Figure 11. 0.5 dB Flatness Response for Various Output Voltages




Figure 12. ADA4853-3 LFCSP_VQ Flatness Response for Various Output Voltages




Figure 13. Large Signal Frequency Response for Various Gains





Figure 14. Large Signal Frequency Response for Various Loads









Figure 16. Small Signal Frequency Response for Various Temperatures










Figure 18. Open-Loop Gain and Phase vs. Frequency
















Figure 21. Output Impedance vs. Frequency Enabled WWW.100Y.COM




























Figure 27. Harmonic Distortion for Various Output Voltages




Figure 28. Small Signal Pulse Response for Various Supplies




Figure 29. Small Signal Pulse Response for Various Capacitive Loads




Figure 30. Large Signal Pulse Response for Various Supplies






Figure 31. Large Signal Pulse Response for Various Capacitive Loads













Figure 33. Input Overdrive Recovery


























Figure 39. Input Offset Voltage vs. Temperature







Figure 40. Input Bias Current vs. Temperature












Figure 44. Output Voltage vs. Load Current






Figure 45. Output Saturation Voltage vs. Temperature for Various Supplies









100Y.COM.TW







CIRCUIT DESCRIPTION

The ADA4853-1/ADA4853-2/ADA4853-3 feature a high slew rate input stage that is a true single-supply topology capable of sensing signals at or below the minus supply rail. The rail-torail output stage can pull within 100 mV of either supply rail when driving light loads and within 200 mV when driving 150 Ω . High speed performance is maintained at supply voltages as low as 2.65 V.

HEADROOM CONSIDERATIONS

The ADA4853-1/ADA4853-2/ADA4853-3 are designed for use in low voltage systems. To obtain optimum performance, it is useful to understand the behavior of the amplifiers as input and output signals approach their headroom limits. The input common-mode voltage range of the amplifier extends from the negative supply voltage (actually 200 mV below this) to within 1.2 V of the positive supply voltage.

Exceeding the headroom limits is not a concern for any inverting gain on any supply voltage, as long as the reference voltage at the positive input of the amplifier lies within the a input common-mode range of the amplifier.

The input stage is the headroom limit for signals approaching the positive rail. Figure 50 shows a typical offset voltage vs. the input common-mode voltage for the ADA4853-1/ADA4853-2/ ADA4853-3 on a 5 V supply. Accurate dc performance is maintained from approximately 200 mV below the negative supply to within 1.2 V of the positive supply. For high speed signals, however, there are other considerations. As the common-mode voltage gets within 1.2 V of positive supply, the amplifier responds well but the bandwidth begins to drop as the common-mode voltage approaches the positive supply. This can manifest itself in increased distortion or settling time. Higher frequency signals require more headroom than the lower frequencies to maintain distortion performance. For signals approaching the negative supply, inverting gain, and high positive gain configurations, the headroom limit is the output stage. The ADA4853-1/ADA4853-2/ADA4853-3 use a common-emitter output stage. This output stage maximizes the available output range, limited by the saturation voltage of the output transistors. The saturation voltage increases with the drive current that the output transistor is required to supply due to the collector resistance of the output transistor.


As the saturation point of the output stage is approached, the output signal shows increasing amounts of compression and clipping. For the input headroom case, higher frequency signals require a bit more headroom than the lower frequency signals. Figure 27 illustrates this point by plotting the typical distortion vs. the output amplitude.

OVERLOAD BEHAVIOR AND RECOVERY

Input

The specified input common-mode voltage of the ADA4853-1/ ADA4853-2/ADA4853-3 is 200 mV below the negative supply to within 1.2 V of the positive supply. Exceeding the top limit results in lower bandwidth and increased rise time. Pushing the input voltage of a unity-gain follower to less than 1.2 V from the positive supply leads to an increasing amount of output error as well as increased settling time. The recovery time from input voltages 1.2 V or closer to the positive supply is approximately 40 ns; this is limited by the settling artifacts caused by transistors in the input stage coming out of saturation.

The amplifiers do not exhibit phase reversal, even for input voltages beyond the voltage supply rails. Going more than 0.6 V beyond the power supplies turns on protection diodes at the input stage, greatly increasing the current draw of the devices.




APPLICATIONS INFORMATION

SINGLE-SUPPLY VIDEO AMPLIFIER

With low differential gain and phase errors and wide 0.5 dB flatness, the ADA4853-1/ADA4853-2/ADA4853-3 are ideal solutions for portable video applications. Figure 51 shows a typical video driver set for a noninverting gain of +2, where $R_F = R_G = 1 \ k\Omega$. The video amplifier input is terminated into a shunt 75 Ω resistor. At the output, the amplifier has a series 75 Ω resistor for impedance matching to the video load.

When operating in low voltage, single-supply applications, the input signal is only limited by the input stage headroom.




POWER SUPPLY BYPASSING

Attention must be paid to bypassing the power supply pins of the ADA4853-1/ADA4853-2/ADA4853-3. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. A large, usually tantalum, 2.2 μ F to 47 μ F capacitor located in proximity to the ADA4853-1/ADA4853-2/ADA4853-3 is required to provide good decoupling for lower frequency signals. The actual value is determined by the circuit transient and frequency requirements. In addition, 0.1 μ F MLCC decoupling capacitors should be located as close to each of the power supply pins as is physically possible, no more than $\frac{1}{3}$ inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.


LAYOUT

As is the case with all high speed applications, careful attention to printed circuit board (PCB) layout details prevents associated board parasitics from becoming problematic. The ADA4853-1/ ADA4853-2/ADA4853-3 can operate at up to 100 MHz; therefore, proper RF design techniques must be employed. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near and under the input and output pins reduces stray capacitance. Signal lines connecting the feedback and gain resistors should be kept as short as possible to minimize the inductance and stray capacitance associated with these traces. Termination resistors and loads should be located as close as possible to their respective inputs and outputs. Input and output traces should be kept as far apart as possible to minimize coupling (crosstalk) through the board. Adherence to microstrip or stripline design techniques for long signal traces (greater than 1 inch) is recommended. For more information on high speed board layout, go to www.analog.com to view A Practical Guide to High-Speed Printed-Circuit-Board Layout.

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-203-AB Figure 52. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1 Figure 53. 14-Lead Thin Shrink Small Outline Package [TSSOP] WWW.100Y.COM.TW (RU-14) Dimensions shown in millimeters WWW.100Y.COM.TW

2008-A

07-1



*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-2 EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 54. 16-Lead Lead Frame Chip Scale Package [LFCSP_VQ] WWW.100Y.COM 3 mm × 3 mm Body, Very Thin Quad (CP-16-3) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Ordering Quantity	Package Option	Branding
ADA4853-1AKSZ-R2	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	250	KS-6	HEC
ADA4853-1AKSZ-R7	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	3000	KS-6	HEC
ADA4853-1AKSZ-RL	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	10,000	KS-6	HEC
ADA4853-1AKS-EBZ	CONTRAN	Evaluation Board	1	CON	N
ADA4853-2YCPZ-R2	-40°C to +105°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	250	CP-16-3	H0H
ADA4853-2YCPZ-RL	-40°C to +105°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	5000	CP-16-3	нон
ADA4853-2YCPZ-RL7	-40°C to +105°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	1500	CP-16-3	нон
ADA4853-2YCP-EBZ	COMPT	Evaluation Board	1111.10	V.CON	III
ADA4853-3YCPZ-R2	-40°C to +105°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	250	CP-16-3	HOL
ADA4853-3YCPZ-RL	-40°C to +105°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	5000	CP-16-3	HOL
ADA4853-3YCPZ-R7	-40°C to +105°C	16-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	1500	CP-16-3	HOL
ADA4853-3YCP-EBZ	100Y.C.	Evaluation Board	VIII	.100 1	OW.
ADA4853-3YRUZ	-40°C to +105°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	96	RU-14	TIM
ADA4853-3YRUZ-RL	-40°C to +105°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	2500	RU-14	COM
ADA4853-3YRUZ-R7	-40°C to +105°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	1000	RU-14	COM-
ADA4853-3YRU-EBZ	N.CO.	Evaluation Board	1	100	Mo

WWW.100Y.COM.TW

WWW.100Y.C

NOTES W.100X.COM.

100Y.COM.TW

100Y.COM.TV

WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.C

WT.M

100Y.COM.TW



WWW.100Y.COM.TW

WWW.100X.C

NOTES

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-34970699 WWW.100Y.COM.TW 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www.100y.com.tw



100Y.COM.TW

DOY.COM.T

WWW.100Y.COM.TW

WWW.100Y.COM.TW

00Y.COM.TW

WWW.100X.

WWW.100Y.C

www.analog.com

N-100Y.COM.TW

©2006–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05884-0-9/10(E)

WWW.100Y.COM.TW

N.COM.TW

Rev. E | Page 20 of 20