

High Speed, G = +2, Low Cost, Triple Op Amp

ADA4862-3

FEATURES

Ideal for RGB/HD/SD video
Supports 1080i/720p resolution

High speed

-3 dB bandwidth: 300 MHz Slew rate: 750 V/μs

Settling time: 9 ns (0.5%)
0.1 dB flatness: 65 MHz
Differential gain: 0.02%
Differential phase: 0.03°
Wide supply range: 5 V to 12 V
Low power: 5.3 mA/amp

Low voltage offset (RTO): 3.5 mV (typ)

High output current: 25 mA

Also configurable for gains of +1, -1

Power-down

APPLICATIONS

Consumer video Professional video Filter buffers

GENERAL DESCRIPTION

The ADA4862-3 (triple) is a low cost, high speed, internally fixed, G = +2 op amp, which provides excellent overall performance for high definition and RGB video applications. The 300 MHz, G = +2, -3 dB bandwidth, and 750 V/ μ s slew rate make this amplifier well suited for many high speed applications. The ADA4862-3 can also be configured to operate in gains of G = +1 and G = -1.

With its combination of low price, excellent differential gain (0.02%), differential phase (0.03°), and 0.1 dB flatness out to 65 MHz, this amplifier is ideal for both consumer and professional video applications.

The ADA4862-3 is designed to operate on supply voltages as low as +5 V and up to ±5 V using only 5.3 mA/amp of supply current. To further reduce power consumption, each amplifier is equipped with a power-down feature that lowers the supply current to 200 μ A/amp. The ADA4862-3 also consumes less board area because feedback and gain set resistors are on-chip. Having the resistors on chip simplifies layout and minimizes the required board space.

PIN CONFIGURATION




Figure 1. 14-Lead SOIC (R-14)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

The ADA4862-3 is available in a 14-lead SOIC package and is designed to work in the extended temperature range of -40° C to $+105^{\circ}$ C.




Figure 2. Large Signal 0.1 dB Bandwidth for Various Supplies

TABLE OF CONTENTS

TABLE OF CONTENTS	MMM.100
Features1	Applications
Applications	Using the
Pin Configuration	Video Line
General Description1	Single-Sup
Revision History	Power Do
Specifications	Layout Co
Absolute Maximum Ratings5	Power Sup
Thermal Resistance	Outline Dim
ESD Caution5	Ordering
Typical Performance Characteristics	
REVISION HISTORY	
8/05—Rev. 0 to Rev. A Changes to Ordering Guide	
7/05—Revision 0: Initial Version	

OY.COM.TW

V	M.M. TOON COMITM	
	Applications	11
	Using the ADA4862-3 in Gains = +1, −1	11
	Video Line Driver	13
	Single-Supply Operation	13
IN	Power Down	13
TW	Layout Considerations	14
V.TV	Power Supply Bypassing	14
MT	Outline Dimensions	15
$O_{M',j}$	Ordering Guide	15
CO_{M}		

100Y.COM.TW

:100Y.COM.T

WWW.100X.C

WWW.1007.C

WWW.100Y.COM.TW 7/05—Revision 0: Initial Version WWW.10th

Table 1.					
Parameter	Conditions	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	MAN CE		1		
–3 dB Bandwidth	$V_0 = 0.2 \text{ V p-p}$	O_{Nr}	300		MHz
.Co. 117W WW. 100X.C	$V_0 = 2 \text{ V p-p}$	"MA	200		MHz
G=+1	$V_0 = 0.2 \text{ V p-p}$		620		MHz
Bandwidth for 0.1 dB Flatness	$V_0 = 2 \text{ V p-p}$	COM.	65		MHz
+Slew Rate (Rising Edge)	$V_0 = 2 V p - p$	CON	750		V/µs
–Slew Rate (Falling Edge)	$V_0 = 2 \text{ V p-p}$	Y.Co	600		V/µs
Settling Time to 0.5%	$V_0 = 2 \text{ V step}$	"CO	9		ns
DISTORTION/NOISE PERFORMANCE	01.2		M.		
Harmonic Distortion HD2	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}$	001.0	-81		dBc
Harmonic Distortion HD3	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}$	NV.C	-88		dBc
Harmonic Distortion HD2	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}$	700	-68		dBc
Harmonic Distortion HD3	$f_c = 5 \text{ MHz}, V_0 = 2 \text{ V p-p}$	1007	-76		dBc
Voltage Noise (RTO)	f = 100 kHz	1007	10.6		nV/√Hz
Current Noise (RTI)	f = 100 kHz, +IN	11.100	1.4		pA/√Hz
Differential Gain	1001. MITH WY	100	0.02		%
Differential Phase	WW. COM TW	NM.	0.03		Degree
Crosstalk	Amplifier 1 driven, Amplifier 2 output	W.11	-75 CO		dB
WWW. 100X.CO. TAN W	measured, f = 1 MHz	- TXX 1	00.4		
DC PERFORMANCE	NIN MILEO THE	MM	1007.00	TI	
Offset Voltage (RTO)	Referred to output (RTO)	-25	+3.5	+25	mV
+Input Bias Current	V 1001.0M.TW	-2.5	-0.6	+1	μΑ
Gain Accuracy	WWW. LOOY.CO. TW	1.9	2 100 1	2.1	V/V
NPUT CHARACTERISTICS	COMP.	-5111	W. P.	CO_{2}	-TV
Input Resistance	+IN		13		МΩ
Input Capacitance	+IN		2		pF
Input Common-Mode Voltage Range	G = +1 (V)	**	1 to 4		V
POWER DOWN PIN	M. 100 COW.1		W.10	-7.00	Mrs
Input Voltage	Enabled	4	0.6		V
COM.	Power down		1.8		V
Bias Current	Enabled	- T	-3		μΑ
	Power down	N	115		μΑ
Turn-On Time	MAN. TO OA. COM.	V	3.5		μs
Turn-Off Time		. \	200		ns
OUTPUT CHARACTERISTICS	I. M. 11001.	In	4//	XX 10	
Output Overdrive Recovery Time (Rise/Fall)	$V_{IN} = +2.25 \text{ V to } -0.25 \text{ V}$	W	85/50		ns
Output Voltage Swing	$R_L = 150 \Omega$	1.	1.2 to 3.8		V C
Output Voltage Swing	$R_L = 1 \text{ k}\Omega$	M.T.W	1 to 4		V
Short-Circuit Current	Sinking or sourcing	WT	65		mA
POWER SUPPLY	OF STANKS	7112	N -	NIN V	100
Operating Range	W.TW WY 100X.	5		12	VOU
Total Quiescent Current	Enabled	14	16	18	mA 00
Quiescent Current /Amplifier	Power down = $+V_s$	COM.	0.2	0.33	mA
Power Supply Rejection Ratio (RTO)	100%	Mon	7.4	0.55	dB
+PSR	$+V_S = 2 V \text{ to } 3 V, -V_S = -2.5 V$	-52	-55		dB
-PSR	$+V_S = 2.5 \text{ V}, -V_S = -2.5 \text{ V}$ $+V_S = 2.5 \text{ V}, -V_S = -2 \text{ V} \text{ to } -3 \text{ V}$	-32 -49	-52		dB
100	Power Down pin = $-V_s$	11.	W. I.		4.5

MMM.100

 $V_S = \pm 5 \text{ V } (@T_A = +25^{\circ}\text{C}, G = +2, R_L = 150 \Omega, \text{ unless otherwise noted}).$

DYNAMIC PERFORMANCE -3 dB Bandwidth G = +1 Bandwidth for 0.1 dB Flatness +Slew Rate (Rising Edge) -Slew Rate (Falling Edge) Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2 Harmonic Distortion HD2 Harmonic Distortion HD3	$V_{O} = 0.2 \text{ V p-p}$ $V_{O} = 2 \text{ V p-p}$ $V_{O} = 0.2 \text{ V p-p}$ $V_{O} = 0.2 \text{ V p-p}$ $V_{O} = 2 \text{ V step}$ $f_{C} = 1 \text{ MHz}, V_{O} = 2 \text{ V p-p}$	COM L.COM NY.COM NOY.COM	310 260 720 54 1050 830		MHz MHz MHz MHz
G = +1 Bandwidth for 0.1 dB Flatness +Slew Rate (Rising Edge) -Slew Rate (Falling Edge) Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	$V_0 = 2 \text{ V p-p}$ $V_0 = 0.2 \text{ V p-p}$ $V_0 = 2 \text{ V step}$	100 ^{V.C}	260 720 54 1050		MHz MHz
Bandwidth for 0.1 dB Flatness +Slew Rate (Rising Edge) -Slew Rate (Falling Edge) Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	$V_0 = 0.2 \text{ V p-p}$ $V_0 = 2 \text{ V step}$	100X.CO	720 54 1050		MHz
Bandwidth for 0.1 dB Flatness +Slew Rate (Rising Edge) -Slew Rate (Falling Edge) Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	$V_0 = 2 \text{ V p-p}$ $V_0 = 2 \text{ V p-p}$ $V_0 = 2 \text{ V p-p}$ $V_0 = 2 \text{ V step}$	100X.CC	54 1050		
+Slew Rate (Rising Edge) -Slew Rate (Falling Edge) Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	$V_0 = 2 \text{ V p-p}$ $V_0 = 2 \text{ V p-p}$ $V_0 = 2 \text{ V step}$	00Y.CC	1050		MHz
-Slew Rate (Falling Edge) Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	$V_0 = 2 \text{ V p-p}$ $V_0 = 2 \text{ V step}$	100 X 'C			
Settling Time to 0.5% DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	V _O = 2 V step	100Y.C	830		V/µs
DISTORTION/NOISE PERFORMANCE Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	100X: CALITY WAY	100 -	000		V/µs
Harmonic Distortion HD2 Harmonic Distortion HD3 Harmonic Distortion HD2	fc = 1 MHz. Vo = 2 V n-n		9		ns
Harmonic Distortion HD3 Harmonic Distortion HD2	$f_c = 1 \text{ MHz}, V_0 = 2 \text{ V n-n}$	100 x.	MITH		
Harmonic Distortion HD3 Harmonic Distortion HD2	1	1.2	-87		dBc
Harmonic Distortion HD2	$f_C = 1 \text{ MHz}, V_O = 2 \text{ V p-p}$	W.100.	-100		dBc
	$f_{C} = 5 \text{ MHz}, V_{O} = 2 \text{ V p-p}$	-1100	-74		dBc
	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}$	W.r	-90		dBc
Voltage Noise (RTO)	f = 100 kHz	.T.W.10	10.6		nV/√Hz
Current Noise (RTI)	f = 100 kHz, +IN	W 1.	1.4		pA/√Hz
Differential Gain	1 = 100 KHZ, 111V		0.01		%
Differential Gain	100 Y. COM. TW		0.01		Degrees
Crosstalk	Amplifier 1 driven Amplifier 2 autout	MM.	-75		dB
Crosstalk	Amplifier 1 driven, Amplifier 2 output measured, f = 1 MHz	WW	N=12		иь
OC PERFORMANCE	OM.17	TAN	W.Jan	$O_{Mrr, i}$	
Offset Voltage (RTO)	WW. 100Y.	-25	+2 100 1.	+25	mV
+Input Bias Current	WWW. COM	-2.5	-0.6	+1	μΑ
Gain Accuracy	WW.100 COM.	1.9	2	2.1	V/V
NPUT CHARACTERISTICS	M. 1003.		7W.100	100	1.1
Input Resistance	+IN	1	14		ΜΩ
Input Capacitance	+IN COM		2		pF
Input Common-Mode Voltage Range	G = +1		-3.7 to +3.8		V
OWER DOWN PIN	WWW. 100Y. CO. ILTY		WW.	00 x .	MIN
Input Voltage	Enabled	N.	-4.4		V
M 100x.	Power down		-3.2		V
Bias Current	Enabled		-3		μΑ
	Power down		250		μA
Turn-On Time	W 100 F. COM		3.5		μs
Turn-Off Time	TW WY TOOY.CO.	WT	200		ns
DUTPUT CHARACTERISTICS	MWW. OV.CO.			N	N.CO
Output Overdrive Recovery Time (Rise/Fall)	$V_{IN} = \pm 3.0 \text{ V}$	$M_{I,I}$	85/40		ns
Output Voltage Swing	$R_L = 150 \Omega$	TIME	-3.5 to +3.5		V
Output Voltage Swing	$R_L = 180 \Omega$	OM.	-3.9 to +3.9		Vooy.C
Short-Circuit Current	Sinking or sourcing	OM.	115		mA
POWER SUPPLY	Smally of sourcing		1113	ANN.	111/1
Operating Range	OM. MANN. 10	5		12	V 100 Y
	Enabled		17.0		
Total Quiescent Current		14.5	17.9	20.5	mA
Quiescent Current/Amplifier	Power down = $+V_s$	V.CO	0.3	0.5	mA
Power Supply Rejection Ratio (RTO)	M.T. W. W. W. W. L. W. L	11 7.	M. T.		dB
+PSR	$+V_S = 4 \text{ V to } 6 \text{ V}, -V_S = -5 \text{ V}$	-54	–57		dB
–PSR	$+V_S = 5 \text{ V}, -V_S = -4 \text{ V to } -6 \text{ V},$	+50.5	-54		dB
MM	Power Down pin = $-V_s$	1007.	TIME		M

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	12.6 V
Power Dissipation	See Figure 3
Common-Mode Input Voltage	±Vs
Storage Temperature	−65°C to +125°C
Operating Temperature Range	-40°C to +105°C
Lead Temperature	JEDEC J-STD-20
Junction Temperature	150℃

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	Unit
14-lead SOIC	90	°C/W

Maximum Power Dissipation

The maximum safe power dissipation for the ADA4862-3 is limited by the associated rise in junction temperature (T_I) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a junction temperature of 150°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package (P_D) is the sum of the quiescent power dissipation and the power dissipated in the die due to the amplifier's drive at the output. The quiescent power is the voltage between the supply pins $(V_S) \times$ the quiescent current (I_S) .

 $P_D = Quiescent Power + (Total Drive Power - Load Power)$

$$P_D = (V_S \times I_S) + \left(\frac{V_S}{2} \times \frac{V_{OUT}}{R_I}\right) - \frac{V_{OUT}^2}{R_I}$$

RMS output voltages should be considered.

Airflow increases heat dissipation, effectively reducing θ_{JA} . In addition, more metal directly in contact with the package leads and through holes under the device reduces θ_{JA} .

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 14-lead SOIC (90°C/W) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.




Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Small Signal Frequency Response for Various Supplies




Figure 5. Large Signal Frequency Response for Various Supplies




Figure 6. Large Signal 0.1 dB Bandwidth for Various Supplies




Figure 7. Small Signal Transient Response for Various Supplies




Figure 8. Small Signal Transient Response for Various Capacitor Loads




Figure 9. Small Signal Transient Response for Various Capacitor Loads




Figure 10. Large Signal Transient Response for Various Supplies




Figure 11. Large Signal Transient Response for Various Capacitor Loads




Figure 12. Large Signal Transient Response for Various Capacitor Loads WWW.100Y.COM




Figure 13. Input Overdrive Recovery




Figure 14. Output Overdrive Recovery WWW.100Y.COM.TW




Figure 15. Settling Time Falling Edge




Figure 16. Slew Rate vs. Output Voltage




Figure 17. Voltage Noise vs. Frequency Referred to Output (RTO)




Figure 18. Settling Time Rising Edge




Figure 19. Slew Rate vs. Output Voltage




Figure 20. Large Signal Crosstalk





Figure 21. Total Supply Current vs. V_{SUPPLY}



WWW.100Y.COM. Figure 22. Total Supply Current at Various Supplies vs. Temperature




Figure 23. Power Supply Rejection vs. Frequency





Figure 24. Power Supply Rejection vs. Frequency

WWW.100Y.COM.TW






Figure 26. HD2 vs. Frequency vs. Output Voltage




Figure 27. HD3 vs. Frequency vs. Output Voltage




Figure 28. HD3 vs. Frequency vs. Output Voltage WWW.100Y.COM.TW

APPLICATIONS

USING THE ADA4862-3 IN GAINS = +1, -1

The ADA4862-3 was designed to offer outstanding video performance, simplify applications, and minimize board area.

The ADA4862-3 is a triple amplifier with on-chip feedback and gain set resistors. The gain is fixed internally at G = +2. The inclusion of the on-chip resistors not only simplifies the design of the application but also eliminates six surface-mount resistors, saving valuable board space and lowers assembly costs. A typical schematic is shown in Figure 29.




Figure 29. Noninverting Configuration (G = +2)

While the ADA4862-3 has a fixed gain of G = +2, it can be used in other gain configurations, such as G = -1 and G = +1, which are discussed next.

Unity-Gain Operation (Option 1)

There are two options for obtaining unity gain (G=+1). The first is shown in Figure 30. In this configuration, the –IN input pin is left floating (feedback is provided via the internal 550 Ω), and the input is applied to the noninverting input. The noise gain for this configuration is 1. Frequency performance and transient response are shown in Figure 31 through Figure 33.




Figure 30. Unity Gain of Option 1




Figure 31. Small Signal Unity Gain




Figure 32. Large Signal Gain +1




Figure 33. Large Signal Transient Response for Various Capacitor Loads

Option 2

Another option exists for running the ADA4862-3 as a unity-gain amplifier. In this configuration, the noise gain is 2, see Figure 34. The frequency response and transient response for this configuration closely match the gain of +2 plots because the noise gains are equal. This method does have twice the noise gain of Option 1; however, in applications that do not require low noise, Option 2 offers less peaking and ringing. By tying the inputs together, the net gain of the amplifier becomes 1. Equation 1 shows the transfer characteristic for the schematic shown in Figure 34. Frequency and transient response are shown in Figure 35 and Figure 36.

$$V_O = V_i \left(\frac{-R_F}{R_G} \right) + V_i \left(\frac{R_F + R_G}{R_G} \right) \tag{1}$$

which simplifies to $V_O = V_i$.

GAIN (dB)




Figure 34. Unity Gain of Option 2




Figure 35. Frequency Response of Option 2




Figure 36. Small Signals Transient Response of Option 2




Figure 37. Inverting Configuration (G = -1)




Figure 38. Large Signal Transient Response for Various Capacitor Loads

VIDEO LINE DRIVER

The ADA4862-3 was designed to excel in video driver applications. Figure 39 shows a typical schematic for a video driver operating on a bipolar supplies.




Figure 39. Video Driver Schematic

In applications that require two video loads be driven simultaneously, the ADA4862-3 can deliver. Figure 40 shows the ADA4862-3 configured with dual video loads. Figure 41 shows the dual video load performance.




Figure 40. Video Driver Schematic for Two Video Loads




Figure 41. Large Signal Frequency Response for Various Supplies, $R_L = 75 \Omega$

SINGLE-SUPPLY OPERATION

The ADA4862-3 can also operate in single-supply applications. Figure 42 shows the schematic for a single 5 V supply video driver. Resistors R2 and R4 establish the midsupply reference. Capacitor C2 is the bypass capacitor for the midsupply reference. Capacitor C1 is the input coupling capacitor, and C6 is the output coupling capacitor. Capacitor C5 prevents constant current from being drawn through the internal gain set resistor. Resistor R3 sets the circuits ac input impedance.

For more information on single-supply operation of op amps, see www.analog.com/library/analogDialogue/archives/35-02/avoiding/.




Figure 42. Single-Supply Video Driver Schematic

POWER DOWN

The ADA4862-3 is equipped with an independent Power Down pin for each amplifier allowing the user to reduce the supply current when an amplifier is inactive. The voltage applied to the $-V_S$ pin is the logic reference, making single-supply applications useful with conventional logic levels. In a typical 5 V single-supply application, the $-V_S$ pin is connected to analog ground. The amplifiers are powered down when applied logic levels are greater than $-V_S + 1$ V. The amplifiers are enabled whenever the disable pins are left either floating (disconnected) or the applied logic levels are lower than 1 V above $-V_S$.

LAYOUT CONSIDERATIONS


As is the case with all high speed applications, careful attention to printed circuit board layout details prevents associated board parasitics from becoming problematic. Proper RF design technique is mandatory. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near the input and output pins reduces stray capacitance. Termination resistors and loads should be located as close as possible to their respective inputs and outputs. Input and output traces should be kept as far apart as possible to minimize coupling (crosstalk) though the board. Adherence to microstrip or stripline design techniques for long signal traces (greater than about 1 inch) is recommended.

POWER SUPPLY BYPASSING

Careful attention must be paid to bypassing the power supply pins of the ADA4862-3. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. A large, usually tantalum, $10~\mu F$ to $47~\mu F$ capacitor located in proximity to the ADA4862-3 is required to provide good decoupling for lower frequency signals. In addition, $0.1~\mu F$ MLCC decoupling capacitors should be located as close to each of the power supply pins as is physically possible, no more than 1/8 inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.

WWW.100Y.COM.TW

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

WWW.100Y.COM.TW **ORDERING GUIDE**

ORDERING GUIDE Model	Temperature Range	Package Description	Ordering Quantity	Package Option
ADA4862-3YRZ ¹	-40°C to +105°C	14-Lead SOIC_N	1	R-14
ADA4862-3YRZ-RL ¹	-40°C to +105°C	14-Lead SOIC_N	2,500	R-14
ADA4862-3YRZ-RL7 ¹	-40°C to +105°C	14-Lead SOIC_N	1,000	R-14

WWW.100Y.COM.TW 1 Z = Pb-free part.

Λ	n	Λ	4	n	n	1	9
Ц		Δ	4	X	h	•	-1
п	u	п	_	u	u	_	u

NOTES W.100Y.COM.

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw WWW.100Y.COM.TW

W.100Y.COM.TW

Y.COM.TW

00X.COM.TW

100Y.COM.TW

LOOY.COM.T

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.C

my.com.TW

WWW.100Y.COM.TW

WWW.100Y.CO



WWW.1001

100Y.COM.TW