

Dual Ultrafast Voltage Comparator

ADCMP565


FEATURES

300 ps propagation delay input to output 50 ps propagation delay dispersion Differential ECL compatible outputs Differential latch control Robust input protection Input common-mode range –2.0 V to +3.0 V Input differential range ±5 V Power supply sensitivity greater than 65 dB 200 ps minimum pulsewidth 5 GHz equivalent input rise time bandwidth Typical output rise/fall of 160 ps SPT 9689 replacement

APPLICATIONS

High speed instrumentation Scope and logic analyzer front ends Window comparators High speed line receivers and signal restoration Threshold detection Peak detection High speed triggers Patient diagnostics Disk drive read channel detection Hand-held test instruments Zero-crossing detectors Clock drivers Automatic test equipment

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADCMP565 is an ultrafast voltage comparator fabricated on Analog Devices' proprietary XFCB process. The device features 300 ps propagation delay with less than 50 ps overdrive dispersion. Overdrive dispersion, a particularly important characteristic of high speed comparators, is a measure of the difference in propagation delay under differing overdrive conditions.

A fast, high precision differential input stage permits consistent propagation delay with a wide variety of signals in the common-mode range from -2.0 V to +3.0 V. Outputs are complementary digital signals fully compatible with ECL 10 K and 10 KH logic families. The outputs provide sufficient drive current to directly drive transmission lines terminated in 50 Ω to -2 V. A latch input is included, which permits tracking, track-and-hold, or sample-and-hold modes of operation.

The ADCMP565 is available in a 20-lead PLCC package.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2003 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

	WW
TABLE OF CONTENTS	
Specifications	
Absolute Maximum Ratings5	
Thermal Considerations5	
ESD Caution	
Pin Configuration and Function Descriptions	
Timing Information	Ту
Application Information9	O
Clock Timing Recovery9	
REVISION HISTORY	
The second standard s	

OY.COM.TW

W.100Y.CC

NN	WW.100Y.CO.	
	Optimizing High Speed Performance	9
	Comparator Propagation Delay Dispersion	9
	Comparator Hysteresis	
	Minimum Input Slew Rate Requirement	
	Typical Application Circuits	11
1	Typical Performance Characteristics	12
C	Outline Dimensions	14
	Ordering Guide	14

100Y.COM.TW

100Y.COM.T

WWW.100X.C

REVISION HISTORY

WWW.100Y.COM.TW **Revision 0: Initial Version** WWW.10

SPECIFICATIONS

.COM.TW Table 1. ADCMP565 ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.0$ V, $V_{FF} = -5.2$ V, $T_A = 25^{\circ}$ C, unless otherwise noted.)

OX.COM.TW

WWW.100X

00Y.COM.TW

1001

MY.COM.T

$\begin{array}{ c $	Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Differential Voltage-5+5Vinput Offset Voltage Cannel Matching V_{0x} -6.0 ± 1.5 ± 6.0 $\# V^{12}$ Offset Voltage Tempco D_{0x}/dr -6.0 ± 1.5 ± 6.0 $\# V^{12}$ Input Bias Current D_{0x}/dr -5.0 ± 0.5 μX Input Resistance, Differential Mode I_{0x} -5.0 ± 0.5 μX Input Resistance, Common ModeCis-5.0 ± 0.5 μX Open Loop GainCis-5.0 ± 0.5 μX Common-Mode Rejection RatioCMRR $V_{ex} = -2.0$ V to ± 3.0 V -2.0 0VLATCH HABLE CHARACTERISTICS ± 1.0 μX ± 1.0 μX Latch Fnable Differential Input Voltage V_{ex} -2.0 0VInput Resistance, Common Mode Range V_{ex} 250 mV overdrive -50 V Latch Fnable Differential Input Voltage V_{ex} 250 mV overdrive -50 ps Latch Fnable Differential Input Voltage V_{ex} 250 mV overdrive -1.0 -6.8 V Latch Fuble Differential Input Voltage V_{ex} 250 mV overdrive 250 mV overdrive ps Latch Fuble Differential Input Voltage V_{ex} 250 mV overdrive 1.08 -0.81 V Utry Urbut Delay V_{ex} 250 mV overdrive 1.08 -0.81 V Output Voltage—Input Latch Fuble Differential Fuble V_{ex} 250 mV overdrive 1.08 -0.81 V Out	DC INPUT CHARACTERISTICS (See Note)	WT	WWWWWWWY.CO	WTA			
input Offset Voltage Channel Matching Vox -6.0 ±1.5 ±6.0 mV Input Offset Voltage Tempco DVox/dr -0.0 +1.0 +8 mV Input Bias Current Inc -1.0.0 +2.4 +4.0.0 µA Input Offset Voltage Tempco DVox/dr -1.0.0 +2.4 +4.0.0 µA Input Capacitance Cx -5.0 ±0.5 +5.0 µA Input Capacitance, Differential Mode -5.0 ±0.5 +5.0 µA Open Loop Gain Cmmon-Mode Rejection Ratio CMR Vox -2.0 V to +3.0 V 69 dB Latch Enable Common-Mode Range Vox -2.0 V to +3.0 V -10 +6 +1.0 µA Input Low Current ±0.0 V -10 +6 +1.0 µA Latch Enable Common-Mode Range Vox 250 mV overdrive 280 ps Latch Fulls Width tx_c 250 mV overdrive 280 ps Latch Houls Width tx_c 250 mV overdrive 150 p	Input Common-Mode Range	V _{CM}	VW. IOC	-2.0		+3.0	V
Input Offset Voltage Channel Matching DVm/dr 8 +1 +8 mV Offset Voltage Tempco bic -10.0 +24 +40.0 µA/C Input Bias Current bic -5.0 ±0.5 +5.0 µA Input Cristic Current crist -5.0 ±0.5 +5.0 µA Input Resistance, Common Mode -5.0 ±0.5 +5.0 µA Open Loop Gain Cm 60 60 48 Common-Mode Rejection Ratio CMR Von -2.0 0 V Latch Enable Common-Mode Range Von -2.0 0 V 0.4 ±0.0 PS Latch Enable Differential Input Voltage Von -2.0 -10 +6 +10 µA Latch Enable Differential Input Voltage Von 250 mV overdrive 250 ps ps Latch Hold Time ts 250 mV overdrive 250 ps -1.61 ps DUTPUT CHARACTERISTICS Von 250 mV overdrive 10	Input Differential Voltage	WT.M	W 1 1001.0	-5		+5	V
Offset Voltage Tempo DVcs/dr μ//C -10.0 5.0 μ///C Input Bias Current Inc -10.0 +24 +40.0 μ//C Input Offset Current -5.0 ±0.5 +5.0 µ//C Input Capacitance Cri -5.0 ±0.5 +5.0 µ//C Open Loop Gain Cri -60. 40 60. 40 Common-Mode Rejection Ratio CMRR V _{CM} = -2.0 V to +3.0 V 69 dB Latch Enable Common-Mode Range V _{LCM} -2.0 0 V 41.0 mV Latch Enable Common-Mode Range V _{LCM} -2.0 0.4 2.0 V Latch Enable Common-Mode Range V _{LCM} -0.0 0.4 2.0 V Input High Current 0 0.0 V -10 +6 +10 µA Input Law Current ts 250 mV overdrive 280 ps 10 ps Latch Fuble Differential Input Voltage ts 250 mV overdrive 150 ps <td>Input Offset Voltage</td> <td>Vos</td> <td>WWW 100Y.</td> <td>-6.0</td> <td>±1.5</td> <td>+6.0</td> <td>mV</td>	Input Offset Voltage	Vos	WWW 100Y.	-6.0	±1.5	+6.0	mV
Input Bias Current Inc -10.0 +24 +40.0 μA Input Dirac Bias Current Tempco Input Organization Control -5.0 ±0.5 +5.0 µA Input Capacitance Crv -5.0 ±0.5 +5.0 µA Input Resistance, Differential Mode Crv -60 40 60 KD Common-Mode Region CMRR Vicm -2.0 V to +3.0 V 69 dB Hysteresis Vicm -2.0 V to +3.0 V 69 dB BB Wicm -2.0 V 0.4 2.0 V Latch Enable Differential Input Voltage Vicm @ 0.0 V -10 +6 +10 µA Input High Current @ 0.0 V -10 +6 +10 µA Latch Enable Differential Input Voltage ts. 250 mV overdrive 50 ps Latch Didu Time ts. 250 mV overdrive 10 ps Latch Didu Time ts. 250 mV overdrive 10 ps DUTUT CHARCE TENSTICS	Input Offset Voltage Channel Matching	ON.	WWW.100	-8	+1	+8	mV
Input Bias Current Tempco Input Capacitance17 nA^{AC} Input CapacitanceCm ± 5.0 ± 0.3 μA^{AC} Input Resistance, Differential Mode Input Resistance, Common Mode Open Loop GainCMRR $V_{CM} = -2.0 V to +3.0 V$ 600 KQOpen Loop GainCMRR $V_{CM} = -2.0 V to +3.0 V$ 69 dB B Carmon-Mode Rejection RatioCMRR $V_{CM} = -2.0 V to +3.0 V$ 69 dB B Hysteresis U_{CM} U_{CM} -2.0 0 V Latch Enable Common-Mode Range V_{CM} U_{CM} 2.0 0 V Latch Enable Differential Input Voltage W_{1D} W_{1D} $0.0 V$ -10 $+6$ $+10$ μA Input Low Current W_{1D} <td>Offset Voltage Tempco</td> <td>DVos/d_T</td> <td>W 1,100 1</td> <td>Mo</td> <td>5.0</td> <td></td> <td>μV/°C</td>	Offset Voltage Tempco	DVos/d _T	W 1,100 1	Mo	5.0		μV/°C
Input Offset Current Input Capacitance, Differential Mode Input Resistance, Common Mode Open Loop Gain Common-Mode Rejection Ratio Hysteresis -5.0 ± 0.5 ± 5.0 μA pF pF G0 $K\Omega$ G0Common-Mode Rejection Ratio HysteresisCMRR $V_{CM} = -2.0 V to +3.0 V$ 60 <	Input Bias Current	Івс	WWW TOO	-10.0	+24	+40.0	μA
$\begin{array}{ c c c c c } \mbox{Input Offset Current} & C_{\rm H} & -5.0 & \pm 0.5 & \pm 5.0 & \mu A \\ \mbox{Input Capacitance, Differential Mode} & -5.0 & \pm 0.5 & \pm 5.0 & \mu A \\ \mbox{Input Resistance, Common Mode} & -7.0 $	Input Bias Current Tempco	COM.	NWW-10	A CON	17		nA/°C
Input Capacitance Gw 1.75 pF Input Resistance, Offferential Mode 100 KΩ Open Loop Gain 60 KΩ Common-Mode Rejection Ratio CMRR V _{CW} = -2.0 V to +3.0 V 69 dB Hysteresis -1.0 +1.0 mV mV LATCH ENABLE CHARACTERISTICS -2.0 0 V Latch Enable Common-Mode Range V _{LOM} -2.0 0 V Input High Current @ 0.0 V -10 +6 +10 µA Input High Current @ 0.0 V -10 +6 +10 µA Latch Setup Time ts 250 mV overdrive 250 ps Latch Nulse Width tr, 250 mV overdrive 260 ps Latch Hule Width tr, 250 mV overdrive 10 ps Output Voltage—High Level Vort ECL 50 Ω to -2.0 V -1.08 -0.81 V Output Voltage—High Level Vort ECL 50 Ω to -2.0 V -1.95 -0.61 ps <tr< td=""><td></td><td>T.Mon</td><td>N.10</td><td>-5.0</td><td>±0.5</td><td>+5.0</td><td>μA</td></tr<>		T.Mon	N.10	-5.0	±0.5	+5.0	μA
Input Resistance, Common Mode Open Loop Gain Common-Mode Rejection RatioCMRR $V_{CM} = -2.0 V \text{ to } +3.0 V$ 600 60 69 dB 69LATCH ENABLE CHARACTERISTICS Latch Enable Differential Input Voltage Input High Current Latch Setup Time V_{CM} -2.0 0 V Input High Current Input Low Current \emptyset 0.0 V -10 $+6$ $+10$ μA Input Low Current Latch Setup Time t_s 250 mV overdrive 260 ps Latch Output Delay Latch Pulse Width t_r 250 mV overdrive 280 ps DUTPUT CHARACTERISTICS Output Voltage—High Level With Rise Time Fall Time V_{OH} $ECL 50 \Omega \text{ to } -2.0 V$ -1.08 -0.81 Output Voltage—High Level Propagation Delay V_{OH} $ECL 50 \Omega \text{ to } -2.0 V$ -1.08 -0.81 V Output Voltage—Low Level Righ Transition to Falling Transition Propagation Delay Dispersion vs. Duty Cycle 10 Voerdrive 310 ps Propagation Delay Dispersion vs. Duty Cycle $1 \text{ MHz}_1 \text{ In stw, tr}$ ±10 ps Propagation Delay Dispersion vs. Solew Rate $1 \text{ MHz}_1 \text{ In stw, tr}$ ±10 ps Propagation Delay Dispersion vs. Solew Rate 0 Vol V Vswing_1 50 ps Propagation Delay Dispersion vs. Solew Rate 0 Vol V Vswing_1 500 ps Propagation Delay Dispersion vs. Solew Rate 0 Vol V Vswing_1 500 ps Propagation Delay Dispersion vs. Solew Rate $0 Vol V Vswing$	Input Capacitance	CIN	CN WWW	NOY.CO	1.75		
Open Loop Gain Common-Mode Rejection Ratio HysteresisCMRR $V_{CM} = -2.0 V \text{ to } +3.0 V$ 60 dB dB dBLATCH ENABLE CHARACTERISTICS Latch Enable Offreential Input Voltage Upt Usy V_{LOM} -2.0 0 V LATCH ENABLE CHARACTERISTICS Latch Enable Offreential Input Voltage Upt Usy $0.0 V$ -10 $+6$ $+10$ μA Latch Enable Offreential Input Voltage Latch Enable Offreential Input Voltage ψ_{CD} 0.4 2.0 V Input High Current Latch Pulse Widthtrices Erock Trices Erock 250 mV overdrive 280 ps Latch Pulse Width Latch Hold Timetrices Erock Trices Erock 250 mV overdrive 100 ps OUTPUT CHARACTERISTICS Output Voltage—Low Level Rise Time Propagation Delay Propagation Delay Propagation Delay Dispersion vs. Duty Cycle V_{Ov} $ECL 50 \Omega \text{ to } -2.0 V$ -1.08 -0.81 V V Propagation Delay Dispersion vs. Duty Cycletro $20\% \text{ to } 80\%$ 145 ps Propagation Delay Dispersion vs. Duty Cycle 10 MHz 300 vpririve 310 ps Propagation Delay Dispersion vs. Common-Mode Voltage 10 Vo visining $50 \text{ mV to } 1.5 V$ 50 mp ps Propagation Delay Dispersion vs. Common-Mode Voltage $8W$ $0V \text{ to } 1 \text{ swing}$ $5000 \text{ mV to } 1.5 V$ 50 mp ps Propagation Delay Dispersion vs. Common-Mode Voltage $8W$ $0V \text{ to } 1 \text{ swing}$ $5000 \text{ mV to } 1.5 V$ $50 \text{ mV to } 1.5 V$	Input Resistance, Differential Mode	CONT.	WWW.		100		kΩ
Common-Mode Rejection Ratio HysteresisCMRR $V_{CM} = -2.0 V \text{ to } +3.0 V$ 69 ± 1.0 dB mVLATCH ENABLE CHARACTERISTICS Latch Enable Common-Mode Range Latch Public Width Latch Setup Time Latch Output Voltage V_{CM} -2.0 0 V Input Low Current Latch Dube Width Latch Voltage $@ 0.0 V$ -10 $+6$ $+10$ $µA$ $µA$ Latch Output Delay Latch Puble Width tree Latch Puble Width Latch Puble Width tree t_{RC} 250 mV overdrive 280 ps OUTPUT CHARACTERISTICS Output Voltage—High Level Noutput Voltage—Low Level Rise Time Propagation Delay V_{OH} $ECL 50 \Omega \text{ to } -2.0 V$ -1.08 -0.81 V V Output Voltage—High Level Propagation Delay Dispersion vs. Duty Cycle V_{OH} $ECL 50 \Omega \text{ to } -2.0 V$ -1.08 -0.81 V V Propagation Delay Dispersion vs. Duty Cycle $Tro<$ 1 Voverdrive 310 ps Propagation Delay Dispersion vs. Duty Cycle $20 \text{ mV to } 1.5 V$ 50 ps Propagation Delay Dispersion vs. Slew Rate 1 MHz 1 ns tw, tr ± 10 ps Propagation Delay Dispersion vs. Slew Rate $250 \text{ mV to } 1.5 V$ 50 ps Propagation Delay Dispersion vs. Duty Cycle $20 \text{ mV to } 1.5 V$ 50 ps Propagation Delay Dispersion vs. Slew Rate 1 MHz 1 ns tw, tr ± 10 ps	Input Resistance, Common Mode	ON. ON	W	100 1	600		kΩ
Hysteresis±1.0±1.0mVLATCH ENABLE CHARACTERISTICSV.cot-2.00.42.0VLatch Enable Differential Input VoltageV.D0.42.0VInput High Current@ 0.0 V-10+6+10µAInput Low Current@ -2.0 V-10+6+10µALatch Setup Timets250 mV overdrive50psLatch Output Delaytr.or, troot250 mV overdrive10psLatch Hold Timetr250 mV overdrive10psOUTPUT CHARACTERISTICStr.or, troot250 mV overdrive10psOutput Voltage—High LevelVortECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelVortECL 50 Ω to -2.0 V-1.95-1.61VRise Timetr20% to 80%145pssspsAC PERFORMANCEtro1 V overdrive310pspsPropagation Delaytro20 mV overdrive375pspsPropagation Delay TempcoPro20 mV to 1.5 V50pspsPropagation Delay Dispersion vs.1 MHz, 1 ns to, tr±10pspsPropagation Delay Dispersion vs.20 mV to 1.5 V50pspsPropagation Delay Dispersion vs.10 HHz, 1 ns to, tr±10pspsPropagation Delay Dispersion vs.20 mV to 1.5 V50pspsPropagation Delay Dispersion vs.20 mV to 1.5 V50 <td></td> <td>INV.CON</td> <td>WW WIT</td> <td>1001.0</td> <td>60</td> <td></td> <td>dB</td>		INV.CON	WW WIT	1001.0	60		dB
Hysteresiswith ± 1.0 mVLATCH ENABLE CHARACTERISTICS Latch Enable Common-Mode Range Latch Enable Differential Input VoltageV.co.t -2.0 0.4 2.0 VInput High Current Input Low Current@ 0.0 V -10 $+6$ $+10$ μ AInput Low Current Latch Stepup Timets 250 mV overdrive 50 ps Latch fulles Widthtrice, troct 250 mV overdrive 280 ps Latch fulles Widthtri, 250 mV overdrive 10 ps Latch Hold Timetri 250 mV overdrive 10 ps OUTPUT CHARACTERISTICS Output Voltage—Low LevelVortECL 50 Ω to -2.0 V -1.08 -0.81 VOutput Voltage—Low LevelVortECL 50 Ω to -2.0 V -1.08 -0.81 VRise Timetr<	Common-Mode Rejection Ratio	CMRR	$V_{CM} = -2.0 \text{ V to } +3.0 \text{ V}$. Voor	69		dB
LATCH ENABLE CHARACTERISTICSV.cm-2.00VLatch Enable Differential Input VoltageV.cm0.42.0VInput High Current@ 0.0 V-10+6+10µAInput Low Current@ 0.0 V-10+6+10µALatch Setup Timets250 mV overdrive250psLatch Voluput Delayts.ow, tetox250 mV overdrive150psLatch Hold Timetri250 mV overdrive10psOUTPUT CHARACTERISTICSVOHECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Ligh LevelVOHECL 50 Ω to -2.0 V-1.95-1.61VOutput Voltage—Ligh LevelVOHta20% to 80%160psAC PERFORMANCEtro1 V overdrive310pspsPropagation DelayTero20 mV overdrive375psps/°CPropagation DelayTero20 mV overdrive310psps/°CPropagation DelayTero1 MHz, 1 ns te, tr±10psPropagation Delay Dispersion vs.0.04 to 1.5 V50pspsDuty CyclePropagation Delay Dispersion vs.0.0410psPropagation Delay Dispersion vs.0.041.5 V50psSlew Rate20 mV to 1.5 V50pspsPropagation Delay Dispersion vs.0.041.0 V swing, 2.09% to 80%, S0 ps and 600 ps te, tr, tr50psPropagation Delay Dispersion vs. <t< td=""><td></td><td>11001.</td><td>1.1.</td><td>N.100 1</td><td>±1.0</td><td></td><td>mV</td></t<>		11001.	1.1.	N.100 1	±1.0		mV
$ \begin{array}{c c c c c c c } \mbox{Latch Enable Common-Mode Range} & V_{LOM} & & & & & & & & & & & & & & & & & & &$		1001.0	NN NT	1005	- Al	TW	
Latch Enable Differential Input Voltage Input High CurrentVLD0.42.0VInput Low Current@ 0.0 V-10+6+10µAInput Low Current250 mV overdrive50psLatch Setup Timets250 mV overdrive280psLatch Vulse Widthtr.250 mV overdrive150psLatch Hold Timetr.250 mV overdrive150psOUTPUT CHARACTERISTICStr.250 mV overdrive10-0.81VOutput Voltage—High LevelVor.ECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelVor.ECL 50 Ω to -2.0 V-1.95-1.61VRise Timetr.20% to 80%160pspsFall Timetr.20% to 80%145psPropagation Delaytro1 V overdrive310psPropagation Delaytro1 V overdrive310psPropagation Delay Dispersion vs.1 MHz, 1 ns te, tr±10psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5		VICM	CM. WW	-2.0		0	v
Input High Current Input Low Currentww-10+6+10μALatch Setup Timets250 mV overdrive50psLatch Output Delaytrion, triot250 mV overdrive150psLatch Hold Timetri250 mV overdrive150psOUTPUT CHARACTERISTICStri250 mV overdrive10psOutput Voltage—High LevelVoritECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelVoritECL 50 Ω to -2.0 V-1.95-1.61VRise Timetri20% to 80%160pspsFropagation Delaytro1 V overdrive310psPropagation Delay Skew— Channel O Channeltro1 V overdrive310psPropagation Delay Dispersion vs. Duty Cycleps1 MHz, 1 ns tw, tr±10psPropagation Delay Dispersion vs. Skew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Skew Rate20 mV to 1.5 V50psPropagation Delay Dispersion vs. Skew Rate1 MHz, 1 ns tw, tr±10psPropagation Delay Dispersion vs. Skew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Skew Rate50 ps tw, tr, 1 V swing, 20% to 80%,5000psPropagation Delay Dispersion vs. Common-Mode VoltageBW0 V to 1 V swing, 20% to 80%,5000MHz			ON. I				
Input Low Current Latch Setup Time $($		YooX.	@ 0.0 V		+6		
Latch Setup Timets250 mV overdrive50psLatch to Output Delaytruch, truck250 mV overdrive280psLatch Pulse Widthtrl250 mV overdrive150psLatch Hold Timetrl250 mV overdrive10psOUTPUT CHARACTERISTICS-0.81VOutput Voltage—Low LevelVortECL 50 Ω to -2.0 V-1.08-0.81VRise Timetr20% to 80%160psFall Timetr20% to 80%145psAC PERFORMANCEtro1 V overdrive310psPropagation Delaytro1 V overdrive375psPropagation Delay Tempcotro1 V overdrive375psPropagation Delay Tempcotro1 MHz, 1 ns tr, tr±10psPropagation Delay Dispersion vs.1 MHz, 1 ns tr, tr±10psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5 V50psSlew Rate20 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5 V <td></td> <td>WW.Los</td> <td></td> <td></td> <td></td> <td></td> <td>-</td>		WW.Los					-
Latch to Output Delay Latch Pulse Width Latch Hold Timetrue, teou, trie250 mV overdrive280psLatch Hold Timetrie250 mV overdrive150psOUTPUT CHARACTERISTICStrie250 mV overdrive10psOutput Voltage—High LevelVortECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelVortECL 50 Ω to -2.0 V-1.95-1.61VRise Timetr20% to 80%160psFall Timetr20% to 80%145psAC PERFORMANCEtro1 V overdrive310psPropagation Delaytro1 V overdrive375psPropagation Delay Tempcotro20 mV overdrive375psPropagation Delay Tempcotro1 MHz, 1 ns te, tr±10psPropagation Delay Dispersion vs.50 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5 V50psPropagation Delay Dispersion vs.20 mV to 1.5 V50psSlew Rate20% to 80%, SO ps and 600 ps te, tr1 V swing, 50psPropagation Delay Dispersion vs.20% to 80%, 20% to 80%, 20%5000MHzPropagation Delay Dispersion vs.BW0 V to 1 V swing, 20% to 80%, 5005000MHz		ts 100		. W.		OM	
Latch Pulse Width Latch Hold Timetric tside250 mV overdrive150psOUTPUT CHARACTERISTICS Output Voltage—High LevelV0HECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelV0LECL 50 Ω to -2.0 V-1.95-1.61VRise Timetric20% to 80%160psFall Timetric20% to 80%145psAC PERFORMANCEtric1 V overdrive310psPropagation Delaytro1 V overdrive310psPropagation Delay Tempcotro20 mV overdrive375psPropagation Delay Tempcotro20 mV overdrive375psPropagation Delay Skew— Channel to Channel±10pspsPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns tr, tr±10psPropagation Delay Dispersion vs. Out Cycle50 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate1 MHz, 1 ns tr, tr±10psPropagation Delay Dispersion vs. Common-Mode Voltage50 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode VoltageBW0 V to 1 V swing, 20% to 80%,5000MHz				ALV.			
Latch Hold Timetri250 mV overdrive10psOUTPUT CHARACTERISTICS Output Voltage—High LevelVortECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelVortECL 50 Ω to -2.0 V-1.95-1.61VRise Timetra20% to 80%160psFall Timetr20% to 80%145psAC PERFORMANCEtro1 V overdrive310psPropagation Delaytro20 mV overdrive375psPropagation Delay Tempcotro20 mV overdrive375psPropagation Delay Tempcotro1 M overdrive310psPropagation Delay Skew—Rising Transition to Falling Transition±10pspsPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns tø, tr±10psPropagation Delay Dispersion vs. Overdrive50 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate20 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode VoltageBW0 V to 1 V swing, 20% to 80%,5000MHz				WWW			- A -
OUTPUT CHARACTERISTICS Output Voltage—High Level Output Voltage—Low Level Rise Time Fall TimeVoltECL 50 Ω to -2.0 V ECL 50 Ω to -2.0 V 20% to 80%-1.08 -1.95-0.81 V V -1.95V -1.95AC PERFORMANCE Propagation Delay Propagation Delay Within Device Propagation Delay Dispersion vs. Duty Cycle Propagation Delay Dispersion vs. Overdrive Propagation Delay Dispersion vs. Overdrive Propagation Delay Dispersion vs. Outy Cycle Propagation Delay Dispersion vs. Slew RateVolt tr1 MHz, 1 ns te, tr±10ps1 MHz, 1 ns te, tr±10psps20 mV to 1.5 V Do to 1.5 V50ps20 mV to 1.5 V Do to 1.5 V50ps20 mV to 1.5 V Do to 1.5 V50ps20 mV to 1.5 V Do to 2.5 Vcm50psPropagation Delay Dispersion vs. Common-Mode Voltage Equivalent Input Rise Time BandwidthBW0.V to 1.V swing, DV to 1							
Output Voltage—High LevelV0HECL 50 Ω to -2.0 V-1.08-0.81VOutput Voltage—Low LevelV0LECL 50 Ω to -2.0 V-1.95-1.61VRise Timetr20% to 80%160psFall Timetr20% to 80%160psAC PERFORMANCEtr20% to 80%310psPropagation Delaytrp1 V overdrive310psPropagation Delay Tempcotrp20 mV overdrive375psPropagation Delay Skew—Rising Transition to Falling Transition±10ps±10psPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns tre, tr±10psPropagation Delay Dispersion vs. Overdrive50 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode Voltage50 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode VoltageBW0 V to 1 V swing, 20% to 80%,5000MHz		th th				- OF	P3
Output Voltage—Low Level Rise TimeVol.ECL 50 Ω to -2.0 V 18-1.95-1.61VRise Timetre20% to 80%160psFall Timetr20% to 80%145psAC PERFORMANCEtro1 V overdrive310psPropagation Delaytro1 V overdrive310psPropagation Delay Tempcotro20 mV overdrive375psPropagation Delay Skew—Rising Transition to Falling Transitiontro±10psWithin Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle50 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode Voltage20 mV to 1.5 V50psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz		Vau	ECL 50 Ω to -20 V	-1.08		_0.81	V
Rise TimetR20% to 80%160psFall Timetr20% to 80%145psAC PERFORMANCEtrD1 V overdrive310psPropagation DelaytrD1 V overdrive310psPropagation Delay TempcotrD20 mV overdrive375psPropagation Delay TempcotrD20 mV overdrive375psPropagation Delay Skew—Rising Transition to Falling Transition±10ps±10psWithin Device Propagation Delay Skew— Channel to Channel±10ps±10psPropagation Delay Dispersion vs. Duty Cycle50 mV to 1.5 V50pspsPropagation Delay Dispersion vs. Overdrive Propagation Delay Dispersion vs. Slew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode Voltage Equivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz		1					3
Fall Timetr20% to 80%145psAC PERFORMANCEIrb1 V overdrive310psPropagation Delaytrb1 V overdrive310psPropagation Delay Tempco0.5ps/°CProp Delay Skew—Rising Transition to Falling Transition±10psWithin Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns ts, tr±10psPropagation Delay Dispersion vs. Duty Cycle50 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate50 ps and 600 ps ts, trpsPropagation Delay Dispersion vs. Common-Mode VoltageBW0 V to 1 V swing, 20% to 80%,5000MHz				-1.95	160	1.01	
AC PERFORMANCE Ivo 1 V overdrive 310 ps Propagation Delay trp 1 V overdrive 310 ps Propagation Delay trp 20 mV overdrive 375 ps Propagation Delay Tempco 0.5 ps/°C ps/°C Prop Delay Skew—Rising Transition to ±10 ps Falling Transition ±10 ps Within Device Propagation Delay Skew— ±10 ps Channel to Channel ±10 ps Propagation Delay Dispersion vs. 1 MHz, 1 ns tr, tr ±10 ps Duty Cycle 50 mV to 1.5 V 50 ps Propagation Delay Dispersion vs. Overdrive 20 mV to 1.5 V 50 ps Propagation Delay Dispersion vs. 0 V to 1.5 V 50 ps Slew Rate 20 mV to 1.5 V 50 ps Propagation Delay Dispersion vs. 20 mV to 1.5 V 50 ps Slew Rate 20% to 80%, 50 ps and 600 ps tr, tr 1 vswing, 50 ps Propagation Delay Dispersion vs. 1 V swing, 51 vs 2.5 VcM 50 ps <				N			
Propagation Delaytro1 V overdrive310psPropagation Delaytro20 mV overdrive375psPropagation Delay Tempco0.5ps/°CProp Delay Skew—Rising Transition to Falling Transition±10psWithin Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle±10psPropagation Delay Dispersion vs. Overdrive50 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate50 ps and 600 ps ts, trpsPropagation Delay Dispersion vs. Common-Mode VoltageBW0 V to 1 V swing, 20% to 80%, 20% to 80%,5000MHz		t r	2070 10 0070		1+5	NV C	P3
Propagation Delay Propagation Delay Tempcotrp20 mV overdrive375psProp Delay Skew—Rising Transition to Falling Transitiontrp0.5ps/°CWithin Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns t _R , tF±10psPropagation Delay Dispersion vs. Overdrive Propagation Delay Dispersion vs. Slew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Common-Mode Voltage Equivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%, 20% to 80%,5000MHz		tas	1 V overdrive		310		nc
Propagation Delay Tempco0.5ps/°CProp Delay Skew—Rising Transition to Falling Transition±10psWithin Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns t _R , t _F ±10psPropagation Delay Dispersion vs. Overdrive50 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive0 V to 1 V swing, 50 ps and 600 ps t _R , t _F 50psPropagation Delay Dispersion vs. Slew Rate1 V swing, 50 ps and 600 ps t _R , t _F 5000psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, 50 V to 1 V swing, 20% to 80%,5000MHz				N			· · _
Prop Delay Skew—Rising Transition to Falling Transition±10psWithin Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns t _R , t _F ±10psPropagation Delay Dispersion vs. Overdrive Propagation Delay Dispersion vs. Slew Rate50 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate50 mV to 1.5 V50pspsPropagation Delay Dispersion vs. Slew Rate1 V swing, 50 ps and 600 ps t _R , t _F 50psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, 50 V to 1 V swing, 20% to 80%,50psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz		CPD	20 mV overdilve	-			
Within Device Propagation Delay Skew— Channel to Channel±10psPropagation Delay Dispersion vs. Duty Cycle1 MHz, 1 ns t _R , t _F ±10psPropagation Delay Dispersion vs. Overdrive50 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate0 V to 1 V swing, 20% to 80%, 50 ps and 600 ps t _R , t _F 50psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, 2.1.5 V to 2.5 V _{CM} 5000MHzEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz	Prop Delay Skew—Rising Transition to		WW.100X.COM.T				
Channel to ChannelIMHz, 1 ns t _R , t _F ±10psPropagation Delay Dispersion vs. Duty Cycle50 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs. Orpagation Delay Dispersion vs. Slew Rate0 V to 1 V swing, 50 ps and 600 ps t _R , t _F 50psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, 50 ps and 600 ps t _R , t _F 50psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%, 20% to 80%,5000MHz	-		N 1001. ONL	I.M.			1.00
Duty CycleS0S0psPropagation Delay Dispersion vs. Overdrive50 mV to 1.5 V50psPropagation Delay Dispersion vs. Overdrive20 mV to 1.5 V50psPropagation Delay Dispersion vs.0 V to 1 V swing, 20% to 80%, 50 ps and 600 ps t _R , t _F 50psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, -1.5 V to 2.5 V _{CM} 50psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz		W1	WWW.100Y.COM	WT.	±10		ps
Propagation Delay Dispersion vs. Overdrive Propagation Delay Dispersion vs. Slew Rate20 mV to 1.5 V50psPropagation Delay Dispersion vs. Slew Rate0 V to 1 V swing, 20% to 80%, 50 ps and 600 ps t _R , tF50psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, -1.5 V to 2.5 V_{CM}50psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz		TW	1 MHz, 1 ns t _R , t _F	M.T.W	±10		ps
Propagation Delay Dispersion vs. Slew Rate0 V to 1 V swing, 20% to 80%, 50 ps and 600 ps t _R , tF50psPropagation Delay Dispersion vs. Common-Mode Voltage1 V swing, -1.5 V to 2.5 V _{CM} 5psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz	Propagation Delay Dispersion vs. Overdrive	NT.I	50 mV to 1.5 V	1.1	50		ps
Slew Rate 20% to 80%, Propagation Delay Dispersion vs. 50 ps and 600 ps t _R , t _F Common-Mode Voltage 1 V swing, 5 Equivalent Input Rise Time Bandwidth BW 0 V to 1 V swing, 5000 MHz 20% to 80%, 5000 MHz	Propagation Delay Dispersion vs. Overdrive	WTS	20 mV to 1.5 V	WTI	50		ps
Propagation Delay Dispersion vs. Common-Mode Voltage1 V swing, -1.5 V to 2.5 V_CM5 psEquivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz		MI.TW	20% to 80%,	CM.TV	50		ps
Common-Mode Voltage-1.5 V to 2.5 V_{CM}Equivalent Input Rise Time BandwidthBW0 V to 1 V swing, 20% to 80%,5000MHz	WWW. OOX.C	WT		T			110
Equivalent Input Rise Time Bandwidth BW 0 V to 1 V swing, 20% to 80%, 5000 MHz		CONT		L.CONL	5		ps
	Equivalent Input Rise Time Bandwidth	BW	0 V to 1 V swing, 20% to 80%,	N.COM	5000		MHz

Ра	rameter	Symbol	Condition	Min	Тур	Max	Unit
AC	PERFORMANCE (continued)	COM.	N. M. M.	ON.	1		
	Toggle Rate	WT.IN	>50% output swing	T.Mo-	5		Gbps
	Minimum Pulse Width	PW	Δt_{PD} from 10 ns to 200 ps < ±50 ps	COM.	200		ps
	Unit to Unit Propagation Delay Skew	Y.M.TV	N N 1007	M	±10		ps
PO	WER SUPPLY	N.COm	NN NN	1.00	WT		
	Positive Supply Current	lv _{cc}	@ +5.0 V	10	13	18	mA
	Negative Supply Current	Iv _{EE}	@ -5.2 V	60	70	80	mA
	Positive Supply Voltage	Vcc	Dual	4.75	5.0	5.25	V
	Negative Supply Voltage	VEE	Dual	-4.96	-5.2	-5.45	V
	Power Dissipation	N. JOU CO	Dual, without load	370	435	490	mW
	Power Dissipation	W 1001.	Dual, with load	V.100 1.	550		mW
	Power Supply Sensitivity—Vcc	PSSv _{cc}	WW WILL	×100Y	67		dB
	Power Supply Sensitivity—V _{EE}	PSSv _{FF}	WW WW	N.1	83		dB

100Y.COM.TW

MOY.COM.T

WWW.100X

DY.COM.TW

ABSOLUTE MAXIMUM RATINGS

	Parameter	Rating
Supply Voltages	Positive Supply Voltage (V _{cc} to GND)	–0.5 V to +6.0 V
	Negative Supply Voltage (V_{EE} to GND)	-6.0 V to +0.5 V
	Ground Voltage Differential	-0.5 V to +0.5 V
Input Voltages	Input Common-Mode Voltage	-3.0 V to +4.0 V
	Differential Input Voltage	-7.0 V to +7.0 V
	Input Voltage, Latch Controls	V _{EE} to 0.5 V
Output	Output Current	30 mA
Temperature	Operating Temperature, Ambient	-40°C to +85°C
	Operating Temperature, Junction	125°C
	Storage Temperature Range	-55°C to +125°C

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

THERMAL CONSIDERATIONS

The ADCMP565 20-lead PLCC package option has a θ_{JA} (junction-to-ambient thermal resistance) of 89.4°C/W in still air.



100X.COM.TW PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



00X.COM.TW

Pin No.	OCMP565 Pin Des Mnemonic	Function
1	NC	No Connect. Leave pin unconnected.
2	QA	One of two complementary outputs for Channel A. QA will be at logic high if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the LEA description (Pin 5) for more information.
3	QA	One of two complementary outputs for Channel A. QA will be at logic low if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the LEA description (Pin 5) for more information.
4	GND	Analog Ground
5	LEA	One of two complementary inputs for Channel A Latch Enable. In the compare mode (logic high), the output will track changes at the input of the comparator. In the latch mode (logic low), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEA must be driven in conjunction with LEA.
6	NC	No Connect. Leave pin unconnected or attach to GND (internally connected to GND).
7	LEA	One of two complementary inputs for Channel A Latch Enable. In the compare mode (logic low), the output will track changes at the input of the comparator. In the latch mode (logic high), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEA must be driven in conjunction with LEA.
8	V _{EE}	Negative Supply Terminal
9	-INA	Inverting analog input of the differential input stage for Channel A. The inverting A input must be driver in conjunction with the noninverting A input.
10	+INA	Noninverting analog input of the differential input stage for Channel A. The noninverting A input must be driven in conjunction with the inverting A input.
11	NC	No Connect. Leave pin unconnected.
12	+INB	Noninverting analog input of the differential input stage for Channel B. The noninverting B input must be driven in conjunction with the inverting B input.
13	-INB	Inverting analog input of the differential input stage for Channel B. The inverting B input must be driven in conjunction with the noninverting B input.
14	Vcc	Positive Supply Terminal
15	LEB	One of two complementary inputs for Channel B Latch Enable. In the compare mode (logic low), the output will track changes at the input of the comparator. In the latch mode (logic high), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEB must be driven in conjunction with LEB.
16	NC	No Connect. Leave pin unconnected or attach to GND (internally connected to GND).
17	LEB	One of two complementary inputs for Channel B Latch Enable. In the compare mode (logic high), the output will track changes at the input of the comparator. In the latch mode (logic low), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEB must be driven in conjunction with LEB.

WWW.100Y.COM.TW OY.COM.TW Table 3. ADCMP565 Pin Descriptions

CNID	
GND	Analog Ground
QB	One of two complementary outputs for Channel B. QB will be at logic low if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator in the compare mode). See the LEB description (Pin 17) for more information.
QB	One of two complementary outputs for Channel B. QB will be at logic high if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator in the compare mode). See the LEB description (Pin 17) for more information.
TW V	in the compare mode). See the LEB description (Pin 17) for more information.
	QB

WWW.100X.

OX.COM.TW

100Y.COM.TW

on X.COM.T

TIMING INFORMATION




Figure 3. System Timing Diagram

The timing diagram in Figure 3 shows the ADCMP565 compare and latch features. Table 4 describes the terms in the diagram.

Symbol	Timing	Description
tрdн	Input to output high delay	Propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output low-to-high transition
t PDL	Input to output low delay	Propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output high-to-low transition
t PLOH	Latch enable to output high delay	Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to the 50% point of an output low- to-high transition
t _{PLOL}	Latch enable to output low delay	Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to the 50% point of an output high- to-low transition

Symbol	Timing	Description
H N.COM N.CO	Minimum hold time	Minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged to be acquired and held at the outputs
t _{PL}	Minimum latch enable pulse width	Minimum time that the Latch Enable signal must be high to acquire an input signal change
ts N.100X N.100	Minimum setup time	Minimum time before the negative transition of the Latch Enable signal that an input signal change must be present to be acquired and held at the outputs
R	Output rise time	Amount of time required to transition from a low to a high output as measured at the 20% and 80% points
FWW	Output fall time	Amount of time required to transition from a high to a low output as measured at the 20% and 80% points
/od	Voltage overdrive	Difference between the differential input and reference input voltages

WWW.100Y.COM.TW

APPLICATION INFORMATION

The ADCMP565 comparators are very high speed devices. Consequently, high speed design techniques must be employed to achieve the best performance. The most critical aspect of any ADCMP565 design is the use of a low impedance ground plane. A ground plane, as part of a multilayer board, is recommended for proper high speed performance. Using a continuous conductive plane over the surface of the circuit board can create this, allowing breaks in the plane only for necessary signal paths. The ground plane provides a low inductance ground, eliminating any potential differences at different ground points throughout the circuit board caused by ground bounce. A proper ground plane also minimizes the effects of stray capacitance on the circuit board.

It is also important to provide bypass capacitors for the power supply in a high speed application. A 1 μ F electrolytic bypass capacitor should be placed within 0.5 inches of each power supply pin to ground. These capacitors will reduce any potential voltage ripples from the power supply. In addition, a 10 nF ceramic capacitor should be placed as close as possible from the power supply pins on the ADCMP565 to ground. These capacitors act as a charge reservoir for the device during high frequency switching.

The LATCH ENABLE input is active low (latched). If the latching function is not used, the LATCH ENABLE input should be grounded (ground is an ECL logic high), and the complementary input, LATCH ENABLE, should be tied to -2.0 V. This will disable the latching function.

Occasionally, one of the two comparator stages within the ADCMP565 will not be used. The inputs of the unused comparator should not be allowed to float. The high internal gain may cause the output to oscillate (possibly affecting the comparator that is being used) unless the output is forced into a fixed state. This is easily accomplished by ensuring that the two inputs are at least one diode drop apart, while also appropriately connecting the LATCH ENABLE and LATCH ENABLE inputs as described above.

The best performance is achieved with the use of proper ECL terminations. The open emitter outputs of the ADCMP565 are designed to be terminated through 50 Ω resistors to -2.0 V, or any other equivalent ECL termination. If a -2.0 V supply is not available, an 82 Ω resistor to ground and a 130 Ω resistor to -5.2 V provide a suitable equivalent. If high speed ECL signals must be routed more than a centimeter, microstrip or stripline techniques may be required to ensure proper transition times and prevent output ringing.

CLOCK TIMING RECOVERY

Comparators are often used in digital systems to recover clock timing signals. High speed square waves transmitted over a distance, even tens of centimeters, can become distorted due to stray capacitance and inductance. Poor layout or improper termination can also cause reflections on the transmission line, further distorting the signal waveform. A high speed comparator can be used to recover the distorted waveform while maintaining a minimum of delay.

OPTIMIZING HIGH SPEED PERFORMANCE

As with any high speed comparator amplifier, proper design and layout techniques should be used to ensure optimal performance from the ADCMP565. The performance limits of high speed circuitry can easily be a result of stray capacitance, improper ground impedance, or other layout issues.

Minimizing resistance from source to the input is an important consideration in maximizing the high speed operation of the ADCMP565. Source resistance in combination with equivalent input capacitance could cause a lagged response at the input, thus delaying the output. The input capacitance of the ADCMP565 in combination with stray capacitance from an input pin to ground could result in several picofarads of equivalent capacitance. A combination of 3 k Ω source resistance and 5 pF of input capacitance yields a time constant of 15 ns, which is significantly slower than the sub 500 ps capability of the ADCMP565. Source impedances should be significantly less than 100 Ω for best performance.

Sockets should be avoided due to stray capacitance and inductance. If proper high speed techniques are used, the ADCMP565 should be free from oscillation when the comparator input signal passes through the switching threshold.

COMPARATOR PROPAGATION DELAY DISPERSION

The ADCMP565 has been specifically designed to reduce propagation delay dispersion over an input overdrive range of 100 mV to 1 V. Propagation delay overdrive dispersion is the change in propagation delay that results from a change in the degree of overdrive (how far the switching point is exceeded by the input). The overall result is a higher degree of timing accuracy since the ADCMP565 is far less sensitive to input variations than most comparator designs.

Propagation delay dispersion is a specification that is important in critical timing applications such as ATE, bench instruments, and nuclear instrumentation. Overdrive dispersion is defined

as the variation in propagation delay as the input overdrive conditions are changed (Figure 4). For the ADCMP565, overdrive dispersion is typically 50 ps as the overdrive is changed from 100 mV to 1 V. This specification applies for both positive and negative overdrive since the ADCMP565 has equal delays for positive and negative going inputs.

The 50 ps propagation delay dispersion of the ADCMP565 offers considerable improvement of the 100 ps dispersion of other similar series comparators.




Figure 4. Propagation Delay Dispersion

COMPARATOR HYSTERESIS

The addition of hysteresis to a comparator is often useful in a noisy environment or where it is not desirable for the comparator to toggle between states when the input signal is at the switching threshold. The transfer function for a comparator with hysteresis is shown in Figure 5. If the input voltage approaches the threshold from the negative direction, the comparator will switch from a 0 to a 1 when the input crosses $+V_H/2$. The new switching threshold becomes $-V_H/2$. The comparator will remain in a 1 state until the threshold $-V_H/2$ is crossed coming from the positive direction. In this manner, noise centered on 0 V input will not cause the comparator to switch states unless it exceeds the region bounded by $\pm V_H/2$.

Positive feedback from the output to the input is often used to produce hysteresis in a comparator (Figure 9). The major problem with this approach is that the amount of hysteresis varies with the output logic levels, resulting in a hysteresis that is not symmetrical around zero.

Another method to implement hysteresis is generated by introducing a differential voltage between the LATCH ENABLE and LATCH ENABLE inputs (Figure 10). Hysteresis generated in this manner is independent of output swing and is symmetrical around zero. The variation of hysteresis with input voltage is shown in Figure 6.





Figure 5. Comparator Hysteresis Transfer Function




MINIMUM INPUT SLEW RATE REQUIREMENT

As for all high speed comparators, a minimum slew rate must be met to ensure that the device does not oscillate when the input crosses the threshold. This oscillation is due in part to the high input bandwidth of the comparator and the parasitics of the package. Analog Devices recommends a slew rate of 5 V/ μ s or faster to ensure a clean output transition. If slew rates less than 5 V/ μ s are used, then hysteresis should be added to reduce the oscillation.

02820-0-010

TYPICAL APPLICATION CIRCUITS






Figure 8. High Speed Window Comparator





Figure 9. Hysteresis Using Positive Feedback WWW.100Y.COM



100X.COM.TW

ov.com.

WWW.100Y

ALL RESISTORS 50Ω UNLESS OTHERWISE NOTED

Figure 10. Hysteresis Using Latch Enable Input







Figure 11. How to Interface an ECL Output to an Instrument with a 50 Ω to Ground Input

TYPICAL PERFORMANCE CHARACTERISTICS

(V_{CC} = +5.0 V, V_{EE} = -5.2 V, T_A = 25° C, unless otherwise noted.)












Figure 14. Rise Time vs. Temperature














Figure 17. Fall Time vs. Temperature

Rev. 0 | Page 12 of 16








Figure 19. Propagation Delay Error vs. Overdrive Voltage





Figure 20. Rise and Fall of Outputs vs. Time WWW.100Y.COM.TW



ooy.com.

Figure 21. Propagation Delay vs. Common-Mode Voltage





Figure 22. Propagation Delay Error vs. Pulsewidth

OUTLINE DIMENSIONS



LOOX.COM.TW

DOX.COM.

WWW.100Y

COMPLIANT TO JEDEC STANDARDS MO-047AA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN WWW.100Y.COM.TW WWW.100Y.COM.TW

Figure 23. 20-Lead Plastic Leaded Chip Carrier [PLCC] (P-20) Dimensions shown in inches and (millimeters)

WW.100X.COM.TW **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADCMP565BP	-40°C to +85°C	20-Lead PLCC	P-20



100Y.COM.TW

MTM

		WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.TW
ADCMP565	WWW.100Y.COM.TW	WWW.100X.COM.TW
		藤 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

www.analog.com



© 2003 Analog Devices, Inc. All rights reserved. Trademarks and © 2003 Analog Devices, inc. All rights reserved. Indefinition and registered trademarks are the property of their respective owners. C02820-0-10/03(0)

6۱ مر ۸۳۰۰ ۲۹۹۲ ۲۹۹۲ ۱۹۹۷ ۱۹۹۷