

## Dual Ultrafast Voltage Comparator

ADCMP566

#### **FEATURES**

250 ps propagation delay input to output
50 ps propagation delay dispersion
Differential ECL compatible outputs
Differential latch control
Robust input protection
Input common-mode range –2.0 V to +3.0 V
Input differential range ±5 V
ESD protection >3 kV HBM, >200 V MM
Power supply sensitivity > 65 dB
200 ps minimum pulsewidth
5 GHz equivalent input rise time bandwidth
Typical output rise/fall of 165 ps

#### APPLICATIONS

High speed instrumentation
Scope and logic analyzer front ends
Window comparators
High speed line receivers and signal restoration
Threshold detection
Peak detection
High speed triggers
Patient diagnostics
Disk drive read channel detection
Hand-held test instruments
Zero-crossing detectors
Clock drivers
Automatic test equipment

#### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

#### **GENERAL DESCRIPTION**

The ADCMP566 is an ultrafast voltage comparator fabricated on Analog Devices' proprietary XFCB process. The device features 250 ps propagation delay with less than 35 ps overdrive dispersion. Overdrive dispersion, a particularly important characteristic of high speed comparators, is a measure of the difference in propagation delay under differing overdrive conditions.

A fast, high precision differential input stage permits consistent propagation delay with a wide variety of signals in the common-mode range from  $-2.0\,\mathrm{V}$  to  $+3.0\,\mathrm{V}$ . Outputs are complementary digital signals fully compatible with ECL 10 K and 10 KH logic families. The outputs provide sufficient drive current to directly drive transmission lines terminated in 50  $\Omega$  to  $-2\,\mathrm{V}$ . A latch input is included, which permits tracking, track-and-hold, or sample-and-hold modes of operation.

The ADCMP566 is available in a 32-lead LFCSP package.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### TABLE OF CONTENTS

Specifications	3	Optimizing High Speed Performance
Absolute Maximum Ratings	5	Comparator Propagation Delay Dispersion
Thermal Considerations	5	Comparator Hysteresis
ESD Caution	5	Minimum Input Slew Rate Requirement
Pin Configuration and Function Descriptions	6	Typical Application Circuits
Timing Information	8	Typical Performance Characteristics
Application Information	9	Outline Dimensions
Clock Timing Recovery	9	Ordering Guide

MY.COM.TW

100Y.COM.TW

100Y.COM.T

WWW.100Y.C

# REVISION HISTORY

WWW.100Y.COM.TW Revision 0: Initial Version WWW.10

### **SPECIFICATIONS**

Table 1. ADCMP566 ELECTRICAL CHARACTERISTICS ( $V_{CC} = +5.0 \text{ V}$ ,  $V_{EE} = -5.2 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , unless otherwise noted.)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
DC INPUT CHARACTERISTICS (See Note)	WT	MMA. TOUX.CO	WILL			
Input Common-Mode Range	$V_{CM}$	TWW.Io	-2.0		+3.0	V
Input Differential Voltage	WIIM	1001.	-5		+5	V
Input Offset Voltage	Vos	WWW.	-5.0	±1.0	+5.0	mV
Input Offset Voltage Channel Matching	COM.	TINW.100	COM	±1.0		mV
Offset Voltage Tempco	DVos/d <sub>T</sub>	W 100 x	Mo	10.0		μV/°C
Input Bias Current	I <sub>BC</sub>	N WWW.	-10	+24	+42	μA
Input Bias Current Tempco	COM	11N.100	T CON	10.0		nA/°C
Input Offset Current	Time	N 10	-8.0	±0.5	+8.0	μΑ
Input Capacitance	CIN	TW WWW.	MY.CO.	0.75		pF
Input Resistance, Differential Mode	OM.	TWW.I	ST CC	100		kΩ
Input Resistance, Common Mode	1001.	The Marian	1007.	600		kΩ
Open Loop Gain	, COn	TW WWW	ONY.C	60		dB
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -2.0 \text{ V to } +3.0 \text{ V}$	1.100	69		dB
Hysteresis	Civilli	VCM = -2.0 V to +3.0 V	4 100 X	±1.0		mV
LATCH ENABLE CHARACTERISTICS	N. T. C.	NW WI	1000	±1.0	W	IIIV
Latch Enable Common-Mode Range	V <sub>LCM</sub>	QW.	-2.0		0	V
	4 (1)(1) 2.	M.TW	_1 1110			V
Latch Enable Differential Input Voltage	$V_{LD}$	CONT W	0.4	W.Co.	2.0	
Input High Current	W.100	@ 0.0 V	-12	+6	+12	μΑ
Input Low Current	100	@ -2.0 V	-12	+6	+12	μΑ
Latch Setup Time	ts	250 mV overdrive	11/1/11	50		ps
Latch to Output Delay	t <sub>PLOH</sub> , t <sub>PLOL</sub>	250 mV overdrive		250		ps
Latch Pulsewidth	<b>t</b> <sub>PL</sub>	250 mV overdrive	101	150		ps
Latch Hold Time	t <sub>H</sub>	250 mV overdrive		75	Con	ps
OUTPUT CHARACTERISTICS	TOTAL STATE	Ido . COW. I	TXX			
Output Voltage—High Level	V <sub>OH</sub>	ECL 50 Ω to −2.0 V	-1.06		-0.81	V
Output Voltage—Low Level	VoL	ECL 50 Ω to -2.0 V	-1.95		-1.65	V
Rise Time	t <sub>R</sub>	20% to 80%		170		ps
Fall Time	t <sub>F</sub>	20% to 80%		140	001.	ps
AC PERFORMANCE	WW	M. COM	4	MM	ANY.C	TI
Propagation Delay	<b>t</b> PD	1 V overdrive	.1	240		ps
Propagation Delay	<b>t</b> PD	20 mV overdrive	N	290		ps
Propagation Delay Tempco		M. COL.	V	0.5		ps/°C
Prop Delay Skew—Rising Transition to Falling Transition	N	M.M. 100 X.COM.	LM.	±10		ps
Within Device Propagation Delay Skew— Channel to Channel	WI	WWW.100X.COM	TW	±10		ps
Propagation Delay Dispersion vs. Duty Cycle	N.TW	1 MHz, 1 ns t <sub>R</sub> , t <sub>F</sub>	M.T.W	±10		ps
Propagation Delay Dispersion vs. Overdrive	MITW	50 mV to 1.5 V	MIT	35		ps
Propagation Delay Dispersion vs. Overdrive	OMITW	20 mV to 1.5 V	CMIT	50		ps
Propagation Delay Dispersion vs.	COMP	0 V to 1 V swing,	Char	50		ps
Slew Rate	COW.I.A.	20% to 80%, 50 and 600 ps t <sub>R</sub> , t <sub>F</sub>	COM.			10.100
Propagation Delay Dispersion vs. Common-Mode Voltage	Y.COM.	1 V swing, -1.5 V to 2.5 V <sub>CM</sub>	N.COM	5		ps
Equivalent Input Rise Time Bandwidth	BW	0 V to 1 V swing, 20% to 80%, 50 ps t <sub>R</sub> , t <sub>F</sub>	ON.CO	5000		MHz

Parameter	Symbol	Condition	Min	Тур	Max	Unit
AC PERFORMANCE (continued)	COMIT	TANN Too	OM	N		
Toggle Rate	OM.TW	>50% output swing	COM.T	5		Gbps
Minimum Pulsewidth	PW	$\Delta t_{pd}$ from 10 ns to 200 ps < ±25 ps	COM.	200		ps
Unit to Unit Propagation Delay Skew	Y. OM.TV	W ' 100	Mos	±10		ps
POWER SUPPLY	O CO	A AM	01.00	TW		
Positive Supply Current	lv <sub>cc</sub>	@ +5.0 V	9 (0)	13	18	mA
Negative Supply Current	I <sub>VEE</sub>	@ -5.2 V	60	70	85	mA
Positive Supply Voltage	Vcc	Dual	4.75	5.0	5.25	٧
Negative Supply Voltage	VEE	Dual	-4.96	-5.2	-5.45	V
Power Dissipation	N. Joseph CO	Dual, without load	375	450	525	mW
Power Dissipation	W 100 1.	Dual, with load	W.100	550		mW
Power Supply Sensitivity—V <sub>CC</sub>	PSS <sub>VCC</sub>	WITH WITH	1007	68		dB
Power Supply Sensitivity—V <sub>EE</sub>	PSS <sub>V<sub>FF</sub></sub>	CONT. WI	111	85		dB

100Y.COM.TW

WWW.100X.

**NOTE:** Under no circumstances should the input voltages exceed the supply voltages. WWW.100Y.CON WWW.100Y.CC WWW.100Y.COM.TW

OY.COM.TW

#### ABSOLUTE MAXIMUM RATINGS

Table 2. ADCMP566 Absolute Maximum Ratings

	Parameter	Rating	
Supply Voltages	Positive Supply Voltage (Vcc to GND)	-0.5 V to +6.0 V	
	Negative Supply Voltage (V <sub>EE</sub> to GND)	-6.0 V to +0.5 V	
	Ground Voltage Differential	-0.5 V to +0.5 V	
Input Voltages	Input Common-Mode Voltage	-3.0 V to +4.0 V	
Oliges	Differential Input Voltage	-7.0 V to +7.0 V	
	Input Voltage, Latch Controls	V <sub>EE</sub> to 0.5 V	
Output	Output Current	30 mA	
Temperature	Operating Temperature, Ambient	-40°C to +85°C	
	Operating Temperature, Junction	125°C	
	Storage Temperature Range	-65°C to +150°C	

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL CONSIDERATIONS

The ADCMP566 LFCSP 32-lead package option has a  $\theta_{JA}$  (junction-to-ambient thermal resistance) of 27.2°C/W in still air.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. ADCMP566 Pin Configuration

NW.100Y.COM.TW Table 3. ADCMP566 Pin Descriptions

Table 3. AD	Mnemonic	Function
1	GND	Analog Ground
2	-INA	Inverting analog input of the differential input stage for Channel A. The inverting A input must be driver in conjunction with the noninverting A input.
3	+INA	Noninverting analog input of the differential input stage for Channel A. The noninverting A input must be driven in conjunction with the inverting A input.
4	Vcc	Positive Supply Terminal
5	Vcc	Positive Supply Terminal
6	+INB	Noninverting analog input of the differential input stage for Channel B. The noninverting B input must be driven in conjunction with the inverting B input.
7	-INB	Inverting analog input of the differential input stage for Channel B. The inverting B input must be driven in conjunction with the noninverting B input.
8	GND	Analog Ground
9	GND	Analog Ground
10	LEB WWW.1	One of two complementary inputs for Channel B Latch Enable. In the compare mode (logic low), the output will track changes at the input of the comparator. In the latch mode (logic high), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEB must be driven in conjunction with LEB.
11	LEB WWW	One of two complementary inputs for Channel B Latch Enable. In the compare mode (logic high), the output will track changes at the input of the comparator. In the latch mode (logic low), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEB must be driven in conjunction with LEB.
12	NC	No Connect. Leave pin unconnected.
13	GND	Digital Ground
14	QB	One of two complementary outputs for Channel B. $\overline{QB}$ will be at logic low if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the LEB description (Pin 11) for more information.
15	QB	One of two complementary outputs for Channel B. QB will be at logic high if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator is in the compare mode). See the LEB description (Pin 11) for more information.
16	GND	Digital Ground
17	V <sub>EE</sub>	Negative Supply Terminal
18	NC	No Connect. Leave pin unconnected.
19	V <sub>EE</sub>	Negative Supply Terminal
20	Vcc	Positive Supply Terminal
21	V <sub>CC</sub>	Positive Supply Terminal

WWW.100

22	Mnemonic	Function
22	VEE	Negative Supply Terminal
23	NC	No Connect. Leave pin unconnected.
24	V <sub>EE</sub>	Negative Supply Terminal
25	GND	Digital Ground
26	QA V	One of two complementary outputs for Channel A. QA will be at logic high if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator in the compare mode). See the LEA description (Pin 30) for more information.
27	QA	One of two complementary outputs for Channel A. QA will be at logic low if the analog voltage at the noninverting input is greater than the analog voltage at the inverting input (provided the comparator in the compare mode). See the LEA description (Pin 30) for more information.
28	GND	Digital Ground
29	NC	No Connect. Leave pin unconnected.
30	LEA	One of two complementary inputs for Channel A Latch Enable. In the compare mode (logic high), the output will track changes at the input of the comparator. In the latch mode (logic low), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEA must be driver in conjunction with LEA.
31, 100 %	LEA	One of two complementary inputs for Channel A Latch Enable. In the compare mode (logic low), the output will track changes at the input of the comparator. In the latch mode (logic high), the output will reflect the input state just prior to the comparator's being placed in the latch mode. LEA must be driver in conjunction with LEA.
32	GND	Analog Ground

WWW.100X

M.COM.TW

100Y.COM.TW

#### TIMING INFORMATION




Figure 3. System Timing Diagram

The timing diagram in Figure 3 shows the ADCMP566 compare and latch features. Table 4 describes the terms in the diagram.

**Table 4. Timing Descriptions** 

Symbol	Timing	Description
t <sub>PDH</sub>	Input to output high delay	Propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output low-to-high transition
t <sub>PDL</sub>	Input to output low delay	Propagation delay measured from the time the input signal crosses the reference (± the input offset voltage) to the 50% point of an output high-to-low transition
t <sub>PLOH</sub>	Latch enable to output high delay	Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to the 50% point of an output low- to-high transition
<b>t</b> PLOL	Latch enable to output low delay	Propagation delay measured from the 50% point of the Latch Enable signal low-to-high transition to the 50% point of an output high- to-low transition

Symbol	Timing	Description
th N.COM	Minimum hold time	Minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged to be acquired and held at the outputs
t <sub>PL</sub>	Minimum latch enable pulsewidth	Minimum time that the Latch Enable signal must be high to acquire an input signal change
ts W.100Y W.100	Minimum setup time	Minimum time before the negative transition of the Latch Enable signal that an input signal change must be present to be acquired and held at the outputs
t <sub>R</sub>	Output rise time	Amount of time required to transition from a low to a high output as measured at the 20% and 80% points
t <sub>F</sub>	Output fall time	Amount of time required to transition from a high to a low output as measured at the 20% and 80% points
V <sub>OD</sub>	Voltage overdrive	Difference between the differential input and reference input voltages

WWW.100Y.COX

#### APPLICATION INFORMATION

The ADCMP566 comparators are very high speed devices. Consequently, high speed design techniques must be employed to achieve the best performance. The most critical aspect of any ADCMP566 design is the use of a low impedance ground plane. A ground plane, as part of a multilayer board, is recommended for proper high speed performance. Using a continuous conductive plane over the surface of the circuit board can create this, allowing breaks in the plane only for necessary signal paths. The ground plane provides a low inductance ground, eliminating any potential differences at different ground points throughout the circuit board caused by ground bounce. A proper ground plane also minimizes the effects of stray capacitance on the circuit board.

It is also important to provide bypass capacitors for the power supply in a high speed application. A  $1\mu F$  electrolytic bypass capacitor should be placed within 0.5 inches of each power supply pin to ground. These capacitors will reduce any potential voltage ripples from the power supply. In addition, a 10~nF ceramic capacitor should be placed as close as possible from the power supply pins on the ADCMP566 to ground. These capacitors act as a charge reservoir for the device during high frequency switching.

The LATCH ENABLE input is active low (latched). If the latching function is not used, the LATCH ENABLE input should be grounded (ground is an ECL logic high), and the complementary input, LATCH ENABLE, should be tied to –2.0 V. This will disable the latching function.

Occasionally, one of the two comparator stages within the ADCMP566 will not be used. The inputs of the unused comparator should not be allowed to float. The high internal gain may cause the output to oscillate (possibly affecting the comparator that is being used) unless the output is forced into a fixed state. This is easily accomplished by ensuring that the two inputs are at least one diode drop apart, while also appropriately connecting the LATCH ENABLE and LATCH ENABLE inputs as described above.

The best performance is achieved with the use of proper ECL terminations. The open emitter outputs of the ADCMP566 are designed to be terminated through 50  $\Omega$  resistors to -2.0 V, or any other equivalent ECL termination. If a -2.0 V supply is not available, an 82  $\Omega$  resistor to ground and a 130  $\Omega$  resistor to -5.2 V provide a suitable equivalent. If high speed ECL signals must be routed more than a centimeter, microstrip or stripline techniques may be required to ensure proper transition times and prevent output ringing.

#### **CLOCK TIMING RECOVERY**

Comparators are often used in digital systems to recover clock timing signals. High speed square waves transmitted over a distance, even tens of centimeters, can become distorted due to stray capacitance and inductance. Poor layout or improper termination can also cause reflections on the transmission line, further distorting the signal waveform. A high speed comparator can be used to recover the distorted waveform while maintaining a minimum of delay.

#### **OPTIMIZING HIGH SPEED PERFORMANCE**

As with any high speed comparator amplifier, proper design and layout techniques should be used to ensure optimal performance from the ADCMP566. The performance limits of high speed circuitry can easily be a result of stray capacitance, improper ground impedance, or other layout issues.

Minimizing resistance from source to the input is an important consideration in maximizing the high speed operation of the ADCMP566. Source resistance in combination with equivalent input capacitance could cause a lagged response at the input, thus delaying the output. The input capacitance of the ADCMP566 in combination with stray capacitance from an input pin to ground could result in several picofarads of equivalent capacitance. A combination of 3 k $\Omega$  source resistance and 5 pF of input capacitance yields a time constant of 15 ns, which is significantly slower than the sub 500 ps capability of the ADCMP566. Source impedances should be significantly less than 100  $\Omega$  for best performance.

Sockets should be avoided due to stray capacitance and inductance. If proper high speed techniques are used, the ADCMP566 should be free from oscillation when the comparator input signal passes through the switching threshold.

## COMPARATOR PROPAGATION DELAY DISPERSION

The ADCMP566 has been specifically designed to reduce propagation delay dispersion over an input overdrive range of 100 mV to 1 V. Propagation delay overdrive dispersion is the change in propagation delay that results from a change in the degree of overdrive (how far the switching point is exceeded by the input). The overall result is a higher degree of timing accuracy since the ADCMP566 is far less sensitive to input variations than most comparator designs.

Propagation delay dispersion is a specification that is important in critical timing applications such as ATE, bench instruments, and nuclear instrumentation. Overdrive dispersion is defined

as the variation in propagation delay as the input overdrive conditions are changed (Figure 4). For the ADCMP566, overdrive dispersion is typically 35 ps as the overdrive is changed from 100 mV to 1 V. This specification applies for both positive and negative overdrive since the ADCMP566 has equal delays for positive and negative going inputs.

The 35 ps propagation delay overdrive dispersion of the ADCMP566 offers considerable improvement of the 100 ps dispersion of other similar series comparators.




Figure 4. Propagation Delay Dispersion

#### **COMPARATOR HYSTERESIS**

The addition of hysteresis to a comparator is often useful in a noisy environment or where it is not desirable for the comparator to toggle between states when the input signal is at the switching threshold. The transfer function for a comparator with hysteresis is shown in Figure 5. If the input voltage approaches the threshold from the negative direction, the comparator will switch from a 0 to a 1 when the input crosses  $+V_{\rm H}/2$ . The new switching threshold becomes  $-V_{\rm H}/2$ . The comparator will remain in a 1 state until the threshold  $-V_{\rm H}/2$  is crossed coming from the positive direction. In this manner, noise centered on 0 V input will not cause the comparator to switch states unless it exceeds the region bounded by  $\pm V_{\rm H}/2$ .

Positive feedback from the output to the input is often used to produce hysteresis in a comparator (Figure 9). The major problem with this approach is that the amount of hysteresis varies with the output logic levels, resulting in a hysteresis that is not symmetrical around zero.

Another method to implement hysteresis is generated by introducing a differential voltage between LATCH ENABLE and LATCH ENABLE. inputs (Figure 10). Hysteresis generated in this manner is independent of output swing and is symmetrical around zero. The variation of hysteresis with input voltage is shown in Figure 6.




Figure 5. Comparator Hysteresis Transfer Function





Figure 6. Comparator Hysteresis Transfer Function
Using Latch Enable Input

#### MINIMUM INPUT SLEW RATE REQUIREMENT

As for all high speed comparators, a minimum slew rate must be met to ensure that the device does not oscillate when the input crosses the threshold. This oscillation is due in part to the high input bandwidth of the comparator and the parasitics of the package. Analog Devices recommends a slew rate of 5 V/ $\mu$ s or faster to ensure a clean output transition. If slew rates less than 5 V/ $\mu$ s are used, then hysteresis should be added to reduce the oscillation.

#### TYPICAL APPLICATION CIRCUITS








Figure 8. High Speed Window Comparator



WWW.100Y.COM.TW Figure 9. Hysteresis Using Positive Feedback



ALL RESISTORS 50Ω UNLESS OTHERWISE NOTED

Figure 10. Hysteresis Using Latch Enable Input




Figure 11. How to Interface an ECL Output to an Instrument with a 50  $\Omega$  to Ground Input WWW.100Y.COM.

#### TYPICAL PERFORMANCE CHARACTERISTICS

 $(V_{CC} = +5.0 \text{ V}, V_{EE} = -5.2 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise noted.})$ 




Figure 12. Input Bias Current vs. Input Voltage





Figure 13. Input Offset Voltage vs. Temperature






Figure 15. Input Bias Current vs. Temperature




Figure 16. Hysteresis vs. ΔLatch





Figure 17. Fall Time vs. Temperature






Figure 21. Propagation Delay vs. Common-Mode Voltage





Figure 22. Propagation Delay Error vs. Pulsewidth

#### **OUTLINE DIMENSIONS**



100X.COM.TW

COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2 WWW.100Y.COM.TW Figure 23. 32-Lead Lead Frame Chip Scale Package [LFCSP] (CP-32)Dimensions shown in millimeters WWW.100X.

# .100Y.COM.TW

Package Description	Package Option
LFCSP-32	CP-32

100Y.COM.TW

100Y.COM.TV

WWW.100Y.COM.TW

WWW.100X.C

WWW.100X.C

MY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

WW

## **Notes** W.100X.COM.

٨	n	r	N٨	P	L	C	C
H	U	b	IVI	Г	IJ	o	O

Notes W.100Y.COM.TW

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

V.100Y.COM.TW

WWW.100Y

100Y.COM.TW

LOOY.COM.T

WWW.100Y.COM.TW

WWW.100X;

WWW.100Y.C

OY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

W.100Y.COM.TW ANALOG

www.analog.com

WT.MO.

W.100Y.COM.TW