

# Precision Rail-to-Rail Input and Output Operational Amplifiers

OP184/OP284/OP484

#### **FEATURES**

Single-supply operation Wide bandwidth: 4 MHz Low offset voltage: 65 µV Unity-gain stable High slew rate: 4.0 V/µs Low noise: 3.9 nV/√Hz

#### APPLICATIONS

Battery-powered instrumentation Power supply control and protection Telecommunications DAC output amplifier ADC input buffer

#### **GENERAL DESCRIPTION**

The OP184/OP284/OP484 are single, dual, and quad single-supply, 4 MHz bandwidth amplifiers featuring rail-to-rail inputs and outputs. They are guaranteed to operate from 3 V to 36 V (or  $\pm 1.5$  V to  $\pm 18$  V).


These amplifiers are superb for single-supply applications requiring both ac and precision dc performance. The combination of wide bandwidth, low noise, and precision makes the OP184/OP284/OP484 useful in a wide variety of applications, including filters and instrumentation.

Other applications for these amplifiers include portable telecommunications equipment, power supply control and protection, and use as amplifiers or buffers for transducers with wide output ranges. Sensors requiring a rail-to-rail input amplifier include Hall effect, piezoelectric, and resistive transducers.

The ability to swing rail-to-rail at both the input and output enables designers to build multistage filters in single-supply systems and to maintain high signal-to-noise ratios.

The OP184/OP284/OP484 are specified over the hot extended industrial temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . The single OP184 is available in 8-lead SOIC surface mount packages. The dual OP284 is available in 8-lead PDIP and SOIC surface mount packages. The quad OP484 is available in 14-lead PDIP and 14-lead, narrow-body SOIC packages.

#### **PIN CONFIGURATIONS**



NOTES
1. NC = NO CONNECT
2. DNC = DO NOT CONNECT

Figure 1. 8-Lead SOIC (S-Suffix)




Figure 2. 8-Lead PDIP (P-Suffix) 8-Lead SOIC (S-Suffix)




Figure 3. 14-Lead PDIP (P-Suffix) 14-Lead Narrow-Body SOIC (S-Suffix)

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Table 1. Low Noise Op Amps

	. I I						
Voltage Noise	0.9 nV	1.1 nV	1.8 nV	2.8 nV	3.2 nV	3.8 nV	3.9 nV
Single	AD797	AD8597	ADA4004-1	AD8675/ADA4075-2	OP27	AD8671	OP184
Dual	<	AD8599	ADA4004-2	AD8676	OP270	AD8672	OP284
Quad		W.10	ADA4004-4	TWW.luc	OP470	AD8674	OP484

Features 1	Output Phase Reversal	15
Applications1	Designing Low Noise Circuits in Single-Supply	
General Description1	Applications	
Pin Configurations 1	Overdrive Recovery	16
Revision History2	Single-Supply, 3 V Instrumentation Amplifier	16
Specifications	2.5 V Reference from a 3 V Supply	17
Electrical Characteristics	5 V Only, 12-Bit DAC Swings Rail-to-Rail	17
Absolute Maximum Ratings6	High-Side Current Monitor	18
Thermal Resistance 6	Capacitive Load Drive Capability	18
ESD Caution	Low Dropout Regulator with Current Limiting	18
Typical Performance Characteristics	3 V, 50 Hz/60 Hz Active Notch Filter with False Ground	20
	Outline Dimensions	
Applications Information	Ordering Guide	
Functional Description		22
Input Overvoltage Protection14		
REVISION HISTORY		
10/10—Rev. H to Rev I	4/06—Rev. C to Rev. D	
Change to Output Characteristics, Output Voltage High	Changes to Table 1	3
Parameter, Table 2	Changes to Table 2	4
Change to Output Characteristics, Output Voltage High	Changes to Table 3	5
Parameter, Table 34	Deleted Reference to 1993 System Applications Guide	15
7/10—Rev. G to Rev. H	3/06—Rev. B to Rev. C	
Added Table 1	Changes to Figure 1 Caption	1
	Changes to Table 1	3
2/09—Rev. F to Rev. G	Changes to Table 2	4
Change to Large Signal Voltage Gain, Table 3	Changes to Table 3	5
Jpdated Outline Dimensions21	Changes to Table 4	6
Changes to Ordering Guide	Changes to Figure 5 through Figure 9	7
0/08—Rev. E to Rev. F	Changes to Functional Description Section	
	Deleted SPICE Macro Model	21
Changes to General Description	Updated Outline Dimensions	21
Changes to Figure 4	Changes to Ordering Guide	22
Changes to Low Dropout Regulator with Current Limiting 20 7/08—Rev. D to Rev. E	9/02—Rev. A to Rev. B	
	Changes to Pin Configurations	1
Changes to Figure 1	Changes to Specifications, Input Bias Current Maximum	
Changes to Figure 12	Changes to Ordering Guide	
Changes to Figure 36 and Figure 37	Undated Outline Dimensions	19
Changes to Designing Low Noise Circuits in Single-Supply	6/02—Rev. 0 to Rev. A	
Applications Section	10/96—Revision 0: Initial Version	
Updated Outline Dimensions	10/96—Revision 0: Initial Version	
manges to Ordering duide22		

M.M.W.100X.C

### **SPECIFICATIONS**

#### **ELECTRICAL CHARACTERISTICS**

Table 2.

able 2.	Symbol	Conditions	Min	Тур	Max	Unit
NPUT CHARACTERISTICS	V.CO	WWW. MY.CO.	TW	7.5	***	
Offset Voltage, OP184/OP284E Grade <sup>1</sup>	Vos	W. T. CC	MI.		65	μV
N.CO. TAN	1007.0	$-40$ °C $\leq T_A \leq +125$ °C	OM.TW		165	μV
Offset Voltage, OP184/OP284F Grade <sup>1</sup>	Vos	DAY WAN WAY	TI		125	μV
ONET .	1.100	$-40$ °C $\leq T_A \leq +125$ °C	$co_{Mr}$		350	μV
Offset Voltage, OP484E Grade <sup>1</sup>	Vos	ON.TW W. 1001.	OM.		75	μV
OV.COM WW	W	-40°C ≤ T <sub>A</sub> ≤ +125°C	.00		175	μV
Offset Voltage, OP484F Grade <sup>1</sup>	Vos	COM.	A COM.		150	μV
TIOOX. COM.TW	" ×V 100	-40°C ≤ T <sub>A</sub> ≤ +125°C	CON		450	μV
Input Bias Current	I <sub>B</sub>	DY.CO. TW WW.	01.0	60	450	nA
W.In COM.	WW.I	-40°C ≤ T <sub>A</sub> ≤ +125°C	ON.CO		600	nA
Input Offset Current	los	Day CONTIN.	W	2	50	nA
NY COTTY	MM	-40°C ≤ T <sub>A</sub> ≤ +125°C	100 X.C.		50	nA
Input Voltage Range	WWW	LOW TW WWW	0		5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V \text{ to } 5 V$	60			dB
WY TOOY.CO. TW	MM	$V_{CM} = 1.0 \text{ V to } 4.0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	86			dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega$ , $1 V \le V_O \le 4 V$	50	240		V/mV
		$R_L = 2 \text{ k}\Omega, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	25			V/mV
Bias Current Drift	$\Delta I_B/\Delta T$	1 100 Y. C.M.TW	N.100	150		pA/°C
OUTPUT CHARACTERISTICS	VI	WITTEN W	111	101.	- 17	M
Output Voltage High	V <sub>OH</sub>	$I_L = 1.0 \text{ mA}$	4.80			V
Output Voltage Low	V <sub>OL</sub>	I <sub>L</sub> = 1.0 mA			125	mV
Output Current	louт	WWW.100X.CO.ILTW	±6.5			mA
POWER SUPPLY	. CN	MINN. TO COMP	WWW	. 007	1.Com	WT.
Power Supply Rejection Ratio	PSRR	$V_S = 2.0 \text{ V to } 10 \text{ V}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	76			dB
Supply Current/Amplifier	Isy	$V_0 = 2.5 \text{ V}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	11 11		1.45	mA
Supply Voltage Range	Vs	MMM.T. COM.	3		36	V
DYNAMIC PERFORMANCE	1.1.	M. Too COM.		$MM \cdot T$	×1 (	OMF
Slew Rate	SR	$R_L = 2 k\Omega$	1.65	2.4		V/µs
Settling Time	<b>t</b> s	To 0.01%, 1.0 V step	V	2.5		μs
Gain Bandwidth Product	GBP	WW.Ing. COM.		3.25		MHz
Phase Margin	Фм	WW. TOOK. ONITW		45		Degrees
NOISE PERFORMANCE	OF	WWW. CO. TI	N	MAN	110	1.00
Voltage Noise	e <sub>n</sub> p-p	0.1 Hz to 10 Hz	×X	0.3		μV p-p
Voltage Noise Density	e <sub>n</sub>	f = 1 kHz	1	3.9		nV/√Hz
Current Noise Density	in	MAN W. OUN. CO.	TW	0.4		pA/√Hz

WWW.100Y.COM.TW

<sup>1</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. WWW.100Y.COM.TW

WWW.100Y.COM.T

Table 3.

Parameter	Symbol	Conditions	Min	Тур	Max	Uni
INPUT CHARACTERISTICS	V.CO	THE WAY TOOK TO	WY			
Offset Voltage, OP184/OP284E Grade <sup>1</sup>	Vos	TWW.Io. CO	VI		65	μV
	MO. 100	-40°C ≤ T <sub>A</sub> ≤ +125°C	11.7		165	μV
Offset Voltage, OP184/OP284F Grade <sup>1</sup>	Vos	TW WY TOOY.C	TY		125	μV
	100 -1 CO	$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	ON		350	μV
Offset Voltage, OP484E Grade <sup>1</sup>	Vos	W.I.M. M	COM',		100	μV
	. OUX.Co	-40°C ≤ T <sub>A</sub> ≤ +125°C	71		200	μV
Offset Voltage, OP484F Grade <sup>1</sup>	Vos	OM.	$\mathbf{C}_{\mathbf{O}_{Mr}}$		150	μV
	11.100 Y.	-40°C ≤ T <sub>A</sub> ≤ +125°C	MOD		450	μV
Input Bias Current	I <sub>B</sub>	WW 100	N. C.	60	450	nA
	WW.IO	$-40$ °C $\leq T_A \leq +125$ °C	CO.		600	nA
Input Offset Current	los	-40°C ≤ T <sub>A</sub> ≤ +125°C	- C(		50	nA
Input Voltage Range	1111	T.CO. TAN MAN.	0		3	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 V \text{ to } 3 V$	60			dB
	W.10	$V_{CM} = 0 \text{ V to } 3 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	56			dB
OUTPUT CHARACTERISTICS	1	MY. Th	1007.		1.7.4	
Output Voltage High	V <sub>OH</sub>	I <sub>L</sub> = 1.0 mA	2.80			٧
Output Voltage Low	VoL	I <sub>L</sub> = 1.0 mA	11.700		125	mV
POWER SUPPLY	M.	100x. W.IV	11.100	)	J.T.	
Power Supply Rejection Ratio	PSRR	$V_s = \pm 1.25 \text{ V to } \pm 1.75 \text{ V}$	76			dB
Supply Current/Amplifier	Isy	$V_0 = 1.5 \text{ V}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	$M_{1}N_{1}N_{2}$		1.35	mA
DYNAMIC PERFORMANCE	1/1/1/	21.700 r. COM: I.	TIN.	100 -	COM	
Gain Bandwidth Product	GBP	TI TOOY.CO	MM .	3		MHz
NOISE PERFORMANCE		INN. I COM	A WW		A.CO.	- 1
Voltage Noise Density	e <sub>n</sub>	f = 1 kHz	-31	3.9		nV/

WWW.100Y.COM.

100Y.COM.TW

WWW.100X.

<sup>&</sup>lt;sup>1</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. WWW.100Y.COM.TW

Table 4.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	A.COB	THE WINN MY CO	N			
Offset Voltage, OP184/OP284E Grade <sup>1</sup>	Vos	.1 COM.	- 1		100	μV
	DY.	$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	LAN		200	μV
Offset Voltage, OP184/OP284F Grade <sup>1</sup>	Vos	TW WWW. COX.CO	TW		175	μV
		-40°C ≤ T <sub>A</sub> ≤ +125°C	) XX		375	μV
Offset Voltage, OP484E Grade <sup>1</sup>	Vos	M.TW W 1001.	M.J.		150	μV
ON COMP.	O.V.C	-40°C ≤ T <sub>A</sub> ≤ +125°C			300	μV
Offset Voltage, OP484F Grade <sup>1</sup>	Vos	OM. I	Mr.		250	μV
OOX.CO TEN WWW.	VI 100 Y.	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	·M		500	μV
Input Bias Current	l <sub>B</sub>	CON TWY WYW.	Or N	80	450	nA
100 r. COM: I.	W.100	$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	$CO_{N_i}$	-XX	575	nA
Input Offset Current	los	$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			50	nA
Input Voltage Range	.03	OV.CO	-15		+15	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -14.0 \text{ V to } +14.0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	86	90		dB
100 X-0 3 X-T W	1	$V_{CM} = -15.0 \text{ V to } +15.0 \text{ V}$	80	$OM_{i,j}$		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega$ , $-10 V \le V_0 \le 10 V$	150	1000		V/mV
Zarge signar voltage dann	7.00	$R_{L} = 2 k\Omega, -40^{\circ}C \le T_{A} \le +125^{\circ}C$	75			V/mV
Offset Voltage Drift E Grade	ΔV <sub>os</sub> /ΔΤ	100	100, 1.	0.2	2.00	μV/°C
Bias Current Drift	$\Delta V_{B}/\Delta T$	WWW.	1007	150	2.00	pA/°C
OUTPUT CHARACTERISTICS	2.0/2.	M. TO DAY	1,10	7.00		p, ,, c
Output Voltage High	V <sub>OH</sub>	I <sub>L</sub> = 1.0 mA	14.8			V
Output Voltage Low	Vol	$I_L = 1.0 \text{ mA}$	-1 10		-14.875	V
Output Current	I <sub>OUT</sub>	MM- COM	±10		0,1.075	mA
POWER SUPPLY	1001	COMP.		UV -	COMPT	111/
Power Supply Rejection Ratio	PSRR	$V_S = \pm 2.0 \text{ V to } \pm 18 \text{ V}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	90			dB
Supply Current/Amplifier	I <sub>SY</sub>	$V_0 = 0 \text{ V}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	30		2.0	mA
Supply Current/Amplifier	Isy	$V_S = \pm 18 \text{ V}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	TXN V		2.25	mA
DYNAMIC PERFORMANCE	151	V5 - ±10 V, -40 C 5 TA 5 +125 C		100	2.23	ША
Slew Rate	SR	$R_L = 2 k\Omega$	2.4	4.0		V/µs
Full-Power Bandwidth	BW <sub>p</sub>	1% distortion, $R_L = 2 k\Omega$ , $V_O = 29 V p-p$	2.7	35		kHz
Settling Time		To 0.01%, 10 V step		4		μs
Gain Bandwidth Product	ts GBP	10 0.01%, 10 v step	W	4.25		μs MHz
Phase Margin	Фм	M.Ing COM.		50		
	Ψм	MIN 100). THE		30	V.1007.	Degrees
NOISE PERFORMANCE	DIVE TO STAN	0.1 Hz to 10 Hz		0.3		uV n in
Voltage Noise	e <sub>n</sub> p-p			0.3		μV p-p
Voltage Noise Density	e <sub>n</sub>	f = 1 kHz		3.9		nV/√Hz
Current Noise Density	-In	THE TANKS OF THE PARTY OF THE P		0.4	N	pA/√Hz

<sup>&</sup>lt;sup>1</sup> Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

### **ABSOLUTE MAXIMUM RATINGS**

Table 5.

Parameter	Rating
Supply Voltage	±18 V
Input Voltage	±18 V
Differential Input Voltage <sup>1</sup>	±0.6 V
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	M. To COM.
P-Suffix, S-Suffix Packages	−65°C to +150°C
Operating Temperature Range	1007.0
OP184/OP284/OP484E/OP484F	-40°C to +125°C
Junction Temperature Range	WW.100 CON
P-Suffix, S-Suffix Packages	−65°C to +150°C
Lead Temperature	300°C
(Soldering 60 sec)	WW.100

<sup>&</sup>lt;sup>1</sup> For input voltages greater than 0.6 V, the input current should be limited to less than 5 mA to prevent degradation or destruction of the input devices.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions; that is,  $\theta_{JA}$  is specified for a device in socket for PDIP.  $\theta_{JA}$  is specified for a device soldered in the circuit board for SOIC packages.


**Table 6. Thermal Resistance** 

θја	θις	Unit
103	43	°C/W
158	43	°C/W
83	39	°C/W
92	27	°C/W
	103 158 83	103 43 158 43 83 39

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Input Offset Voltage Distribution




Figure 6. Input Offset Voltage Distribution




Figure 7. Input Offset Voltage Distribution




Figure 8. Input Offset Voltage Drift Distribution




Figure 9. Input Offset Voltage Drift Distribution




Figure 10. Bias Current vs. Temperature




Figure 11. Input Bias Current vs. Common-Mode Voltage




Figure 12. Output Voltage to Supply Rail vs. Load Current




Figure 13. Supply Current vs. Temperature




Figure 14. Supply Current vs. Supply Voltage




Figure 15. Short-Circuit Current vs. Temperature




Figure 16. Open-Loop Gain and Phase vs. Frequency (No Load)




Figure 17. Open-Loop Gain and Phase vs. Frequency (No Load)




Figure 18. Open-Loop Gain and Phase vs. Frequency (No Load)




Figure 19. Open-Loop Gain vs. Temperature




Figure 20. Closed-Loop Gain vs. Frequency (2  $k\Omega$  Load)




Figure 21. Closed-Loop Gain vs. Frequency (2  $k\Omega$  Load)




Figure 22. Closed-Loop Gain vs. Frequency (2  $k\Omega$  Load)




Figure 23. Output Impedance vs. Frequency




Figure 24. Output Impedance vs. Frequency




Figure 25. Output Impedance vs. Frequency




Figure 26. Maximum Output Swing vs. Frequency




Figure 27. Maximum Output Swing vs. Frequency




Figure 28. CMRR vs. Frequency




Figure 29. PSRR vs. Frequency




Figure 30. Small Signal Overshoot vs. Capacitive Load




Figure 31. Slew Rate vs. Temperature




Figure 32. Voltage Noise Density vs. Frequency





Figure 33. Current Noise Density vs. Frequency






Figure 35. Step Size vs. Settling Time





Figure 36. 0.1 Hz to 10 Hz Noise






Figure 38. Channel Separation vs. Frequency




Figure 39. Small Signal Transient Response




Figure 40. Small Signal Transient Response




Figure 41. Small Signal Transient Response





Figure 42. Small Signal Transient Response



100Y.COM.TW

Figure 43. Total Harmonic Distortion + Noise vs. Frequency WWW.100Y.CO

# APPLICATIONS INFORMATION FUNCTIONAL DESCRIPTION

The OP184/OP284/OP484 are precision single-supply, rail-to-rail operational amplifiers. Intended for the portable instrumentation marketplace, the OPx84 family of devices combine the attributes of precision, wide bandwidth, and low noise to make them a superb choice in single-supply applications that require both ac and precision dc performance. Other low supply voltage applications for which the OP284 is well suited are active filters, audio microphone preamplifiers, power supply control, and telecommunications. To combine all of these attributes with rail-to-rail input/output operation, novel circuit design techniques are used.




Figure 44. OP284 Equivalent Input Circuit

For example, Figure 44 illustrates a simplified equivalent circuit for the input stage of the OP184/OP284/OP484. It comprises an NPN differential pair, Q1→Q2, and a PNP differential pair, Q3→Q4, operating concurrently. Diode Network D1→Diode Network D2 serves to clamp the applied differential input voltage to the OP284, thereby protecting the input transistors against avalanche damage. Input stage voltage gains are kept low for input rail-to-rail operation. The two pairs of differential output voltages are connected to the second stage of the OP284, which is a compound folded cascade gain stage. It is also in the second gain stage, where the two pairs of differential output voltages are combined into a single-ended, output signal voltage used to drive the output stage. A key issue in the input stage is the behavior of the input bias currents over the input commonmode voltage range. Input bias currents in the OP284 are the arithmetic sum of the base currents in Q1 $\rightarrow$ Q3 and in Q2 $\rightarrow$ Q4. As a result of this design approach, the input bias currents in the OP284 not only exhibit different amplitudes; they also exhibit different polarities. This effect is best illustrated by Figure 10. It is, therefore, of paramount importance that the effective source impedances connected to the OP284 inputs be balanced for optimum dc and ac performance.

To achieve rail-to-rail output, the OP284 output stage design employs a unique topology for both sourcing and sinking current. This circuit topology is illustrated in Figure 45. The output stage is voltage-driven from the second gain stage. The signal path through the output stage is inverting; that is, for positive input signals, Q1 provides the base current drive to Q6 so that it conducts (sinks) current. For negative input signals, the signal path via  $Q1 \rightarrow Q2 \rightarrow D1 \rightarrow Q4 \rightarrow Q3$  provides the base current drive for Q5 to conduct (source) current. Both amplifiers provide output current until they are forced into saturation, which occurs at approximately 20 mV from the negative supply rail and 100 mV from the positive supply rail.




Figure 45. OP284 Equivalent Output Circuit

Thus, the saturation voltage of the output transistors sets the limit on the OP284 maximum output voltage swing. Output short-circuit current limiting is determined by the maximum signal current into the base of Q1 from the second gain stage. Under output short-circuit conditions, this input current level is approximately 100  $\mu A$ . With transistor current gains around 200, the short-circuit current limits are typically 20 mA. The output stage also exhibits voltage gain. This is accomplished by the use of common-emitter amplifiers, and, as a result, the voltage gain of the output stage (thus, the open-loop gain of the device) exhibits a dependence to the total load resistance at the output of the OP284.

#### INPUT OVERVOLTAGE PROTECTION

As with any semiconductor device, if conditions exist where the applied input voltages to the device exceed either supply voltage, the input overvoltage I-V characteristic of the device must be considered. When an overvoltage occurs, the amplifier could be damaged, depending on the magnitude of the applied voltage and the magnitude of the fault current. Figure 46 illustrates the overvoltage I-V characteristic of the OP284. This graph was generated with the supply pins connected to GND and a curve tracer's collector output drive connected to the input.




Figure 46. Input Overvoltage I-V Characteristics of the OP284

As shown in Figure 46, internal p-n junctions to the OP284 energize and permit current flow from the inputs to the supplies when the input is 1.8 V more positive and 0.6 V more negative than the respective supply rails. As illustrated in the simplified equivalent circuit shown in Figure 44, the OP284 does not have any internal current limiting resistors; thus, fault currents can quickly rise to damaging levels.

This input current is not inherently damaging to the device, provided that it is limited to 5 mA or less. For the OP284, once the input exceeds the negative supply by 0.6 V, the input current quickly exceeds 5 mA. If this condition continues to exist, an external series resistor should be added at the expense of additional thermal noise. Figure 47 illustrates a typical noninverting configuration for an overvoltage-protected amplifier where the series resistance, R<sub>S</sub>, is chosen such that

$$R_{\rm S} = \frac{V_{\rm IN(MAX)} - V_{\rm SUPPLY}}{5 \text{ mA}}$$

For example, a 1  $k\Omega$  resistor protects the OP284 against input signals up to 5 V above and below the supplies. For other configurations where both inputs are used, each input should be protected against abuse with a series resistor. Again, to ensure optimum dc and ac performance, it is recommended that source impedance levels be balanced.




Figure 47. Resistance in Series with Input Limits Overvoltage Currents to Safe Values

#### **OUTPUT PHASE REVERSAL**

Some operational amplifiers designed for single-supply operation exhibit an output voltage phase reversal when their inputs are driven beyond their useful common-mode range. Typically, for single-supply bipolar op amps, the negative supply determines the lower limit of their common-mode range. With these devices,

external clamping diodes, with the anode connected to ground and the cathode to the inputs, prevent input signal excursions from exceeding the negative supply of the device (that is, GND), preventing a condition that causes the output voltage to change phase. JFET-input amplifiers can also exhibit phase reversal; and, if so, a series input resistor is usually required to prevent it.

The OP284 is free from reasonable input voltage range restrictions, provided that input voltages no greater than the supply voltages are applied. Although device output does not change phase, large currents can flow through the input protection diodes, as shown in Figure 46. Therefore, the technique recommended in the Input Overvoltage Protection section should be applied to those applications where the likelihood of input voltages exceeding the supply voltages is high.

#### DESIGNING LOW NOISE CIRCUITS IN SINGLE-SUPPLY APPLICATIONS

In single-supply applications, devices like the OP284 extend the dynamic range of the application through the use of rail-to-rail operation. In fact, the OPx84 family is the first of its kind to combine single-supply, rail-to-rail operation, and low noise in one device. It is the first device in the industry to exhibit an input noise voltage spectral density of less than 4 nV/ $\sqrt{\rm Hz}$  at 1 kHz. It was also designed specifically for low-noise, single-supply applications, and as such, some discussion on circuit noise concepts in single-supply applications is appropriate.

Referring to the op amp noise model circuit configuration illustrated in Figure 48, the expression for an amplifier's total equivalent input noise voltage for a source resistance level, Rs, is given by

$$e_{nT} = \sqrt{2\left[\left(e_{nR}\right)^2 + \left(\mathbf{j}_{nOA} \times R_S\right)^2\right] + \left(e_{nOA}\right)^2} \text{, units in } \frac{V}{\sqrt{\text{Hz}}}$$

where

 $R_S = 2R$  is the effective, or equivalent, circuit source resistance.  $(e_{nR})^2$  is the source resistance thermal noise voltage power (4kTR). k is the Boltzmann's constant =  $1.38 \times 10^{-23}$  J/K.

*T* is the ambient temperature in Kelvins of the circuit =  $273.15 + T_A$  (°C).

 $(i_{nOA})^2$  is the op amp equivalent input noise current spectral power (1 Hz bandwidth).

 $(e_{nOA})^2$  is the op amp equivalent input noise voltage spectral power (1 Hz bandwidth).




Figure 48. Op Amp Noise Circuit Model Used to Determine Total Circuit Equivalent Input Noise Voltage and Noise Figure

As a design aid, Figure 49 shows the total equivalent input noise of the OP284 and the total thermal noise of a resistor for comparison. Note that for source resistance less than 1 k $\Omega$ , the equivalent input noise voltage of the OP284 is dominant.




Figure 49. OP284 Equivalent Thermal Noise vs. Total Source Resistance

Because circuit SNR is the critical parameter in the final analysis, the noise behavior of a circuit is often expressed in terms of its noise figure, NF. The noise figure is defined as the ratio of a circuit's output signal-to-noise to its input signal-to-noise.

An expression of a circuit NF in dB, and in terms of the operational amplifier voltage and current noise parameters defined previously, is given by

$$NF (dB) = 10 \log \left[ 1 + \left( \frac{(e_{nOA})^2 + (i_{nOA} \times R_S)^2}{(e_{nRS})^2} \right)^{-1} \right]$$

where:

NF (dB) is the noise figure of the circuit, expressed in decibels.  $(e_{nOA})^2$  is the OP284 noise voltage spectral power (1 Hz bandwidth).  $(i_{nOA})^2$  is the OP284 noise current spectral power (1 Hz bandwidth).  $(e_{nRS})^2$  is the source resistance thermal noise voltage power =  $(4kTR_S)$ .

 $R_S$  is the effective, or equivalent, source resistance presented to the amplifier.




Figure 50. OP284 Noise Figure vs. Source Resistance

Therefore, to achieve optimum circuit SNR in single-supply applications, it is recommended that an operational amplifier with the lowest equivalent input noise voltage be chosen, along with source resistance levels that are consistent with maintaining low total circuit noise.

#### **OVERDRIVE RECOVERY**

The overdrive recovery time of an operational amplifier is the time required for the output voltage to recover to its linear region from a saturated condition. The recovery time is important in applications where the amplifier must recover quickly after a large transient event. The circuit shown in Figure 51 was used to evaluate the OP284 overload recovery time. The OP284 takes approximately 2  $\mu s$  to recover from positive saturation and approximately 1  $\mu s$  to recover from negative saturation.




Figure 51. Output Overload Recovery Test Circuit

# SINGLE-SUPPLY, 3 V INSTRUMENTATION AMPLIFIER

The low noise, wide bandwidth, and rail-to-rail input/output operation of the OP284 make it ideal for low supply voltage applications such as in the two op amp instrumentation amplifier shown in Figure 52. The circuit uses the classic two op amp instrumentation amplifier topology with four resistors to set the gain. The transfer equation of the circuit is identical to that of a noninverting amplifier. Resistor R2 and Resistor R3 should be closely matched to each other, as well as to Resistors (R1 + P1) and Resistor R4 to ensure good common-mode rejection performance.

Resistor networks should be used in this circuit for R2 and R3 because they exhibit the necessary relative tolerance matching for good performance. Matched networks also exhibit tight relative resistor temperature coefficients for good circuit temperature stability. Trimming Potentiometer P1 is used for optimum dc CMR adjustment, and C1 is used to optimize ac CMR. With the circuit values as shown, Circuit CMR is better than 80 dB over the frequency range of 20 Hz to 20 kHz. Circuit referred-to-input (RTI) noise in the 0.1 Hz to 10 Hz band is an impressively low 0.45 μV p-p. Resistor RP1 and Resistor RP2 serve to protect the OP284 inputs against input overvoltage abuse. Capacitor C2 can be included to the limit circuit bandwidth and, therefore, wide bandwidth noise in sensitive applications. The value of this capacitor should be adjusted, depending on the required closedloop bandwidth of the circuit. The R4 to C2 time constant creates a pole at a frequency equal to

$$f(3 dB) = \frac{1}{2\pi R4 C2}$$

#### 2.5 V REFERENCE FROM A 3 V SUPPLY

In many single-supply applications, the need for a 2.5 V reference often arises. Many commercially available monolithic 2.5 V references require at least a minimum operating supply of 4 V. The problem is exacerbated when the minimum operating supply voltage is 3 V. The circuit illustrated in Figure 53 is an example of a 2.5 V reference that operates from a single 3 V supply. The circuit takes advantage of the OP284 rail-to-rail input/output voltage ranges to amplify an AD589 1.235 V output to 2.5 V.




Figure 52. Single Supply, 3 V Low Noise Instrumentation Amplifier

The low TCV  $_{OS}$  of the OP284 at 1.5  $\mu$ V/ $^{\circ}$ C helps maintain an output voltage temperature coefficient that is dominated by the temperature coefficients of R2 and R3. In this circuit with 100 ppm/ $^{\circ}$ C TCR resistors, the output voltage exhibits a temperature coefficient of 200 ppm/ $^{\circ}$ C. Lower tempco resistors are recommended for more accurate performance over temperature.

One measure of the performance of a voltage reference is its capacity to recover from sudden changes in load current. While sourcing a steady-state load current of 1 mA, this circuit recovers to 0.01% of the programmed output voltage in 1.5  $\mu$ s for a total change in load current of  $\pm 1$  mA.




Figure 53. 2.5 V Reference That Operates on a Single 3 V Supply

#### **5 V ONLY, 12-BIT DAC SWINGS RAIL-TO-RAIL**

The OP284 is ideal for use with a CMOS DAC to generate a digitally controlled voltage with a wide output range. Figure 54 shows a DAC8043 used in conjunction with the AD589 to generate a voltage output from 0 V to 1.23 V. The DAC is actually operating in voltage switching mode, where the reference is connected to the current output,  $I_{\text{OUT}}$ , and the output voltage is taken from the  $V_{\text{REF}}$  pin. This topology is inherently noninverting, as opposed to the classic current output mode, which is inverting and not usable in single-supply applications.




Figure 54. 5 V Only, 12-Bit DAC Swings Rail-to-Rail

In this application, the OP284 serves two functions. First, it buffers the high output impedance of the DAC  $V_{\text{REF}}$  pin, which is on the order of 10 k $\Omega$ . The op amp provides a low impedance output to drive any following circuitry.

Second, the op amp amplifies the output signal to provide a rail-to-rail output swing. In this particular case, the gain is set to 4.1 so that the circuit generates a 5 V output when the DAC output is at full scale. If other output voltage ranges are needed, such as 0 V  $\leq$  Vout  $\leq$  4.095 V, the gain can be easily changed by adjusting the values of R2 and R3.

#### **HIGH-SIDE CURRENT MONITOR**

In the design of power supply control circuits, a great deal of design effort is focused on ensuring the long-term reliability of a pass transistor over a wide range of load current conditions. As a result, monitoring and limiting device power dissipation is of prime importance in these designs. The circuit shown in Figure 55 is an example of a 3 V, single-supply, high-side current monitor that can be incorporated into the design of a voltage regulator with fold-back current limiting or a high current power supply with crowbar protection. This design uses an OP284 rail-to-rail input voltage range to sense the voltage drop across a 0.1  $\Omega$  current shunt. A P-channel MOSFET, used as the feedback element in the circuit, converts the differential input voltage of the op amp into a current. This current is applied to R2 to generate a voltage that is a linear representation of the load current. The transfer equation for the current monitor is given by

$$Monitor\ Output =\ R2 \times \left(\frac{R_{SENSE}}{R1}\right) \times I_L$$

For the element values shown, the transfer characteristic of the monitor output is  $2.5~\mathrm{V/A}$ .




Figure 55. High-Side Load Current Monitor

#### CAPACITIVE LOAD DRIVE CAPABILITY

The OP284 exhibits excellent capacitive load driving capabilities. It can drive up to 1 nF, as shown in Figure 30. Even though the device is stable, a capacitive load does not come without penalty in bandwidth. The bandwidth is reduced to less than 1 MHz for loads greater than 2 nF. A snubber network on the output does not increase the bandwidth, but it does significantly reduce the amount of overshoot for a given capacitive load.

A snubber consists of a series R-C network ( $R_S$ ,  $C_S$ ), as shown in Figure 56, connected from the output of the device to ground. This network operates in parallel with the load capacitor,  $C_L$ , to provide the necessary phase lag compensation. The value of the resistor and capacitor is best determined empirically.




Figure 56. Snubber Network Compensates for Capacitive Load

The first step is to determine the value of Resistor Rs. A good starting value is  $100~\Omega$  (typically, the optimum value is less than  $100~\Omega$ ). This value is reduced until the small-signal transient response is optimized. Next,  $C_s$  is determined;  $10~\mu F$  is a good starting point. This value is reduced to the smallest value for acceptable performance (typically,  $1~\mu F$ ). For the case of a 10~n F load capacitor on the OP284, the optimal snubber network is a  $20~\Omega$  in series with  $1~\mu F$ . The benefit is immediately apparent, as shown in the scope photo in Figure 57. The top trace was taken with a 1~n F load, and the bottom trace was taken with the  $50~\Omega$ , 100~n F snubber network in place. The amount of overshoot and ringing is dramatically reduced. Table 7 shows a few sample snubber networks for large load capacitors.




Figure 57. Overshoot and Ringing Are Reduced by Adding a Snubber Network in Parallel with the 1 nF Load

Table 7. Snubber Networks for Large Capacitive Loads

Load Capacitance (C <sub>L</sub> )	Snubber Network (Rs, Cs)
1 nF	50 Ω, 100 nF
10 nF	20 Ω, 1 μF
100 nF	5 Ω, 10 μF

# LOW DROPOUT REGULATOR WITH CURRENT LIMITING

Many circuits require stable, regulated voltages relatively close in potential to an unregulated input source. This low dropout type of regulator is readily implemented with a rail-to-rail output op amp, such as the OP284, because the wide output swing allows easy drive to a low saturation voltage pass device. Furthermore, it is particularly useful when the op amp also employs a rail-torail input feature because this factor allows it to perform highside current sensing for positive rail current limiting. Typical examples are voltages developed from 3 V to 9 V range system sources or anywhere that low dropout performance is required for power efficiency. This 4.5 V example works from 5 V nominal sources with worst-case levels down to 4.6 V or less. Figure 58 shows such a regulator set up, using an OP284 plus a low RDS(ON), P-channel MOSFET pass device. Part of the low dropout performance of this circuit is provided by Q1, which has a rating of 0.11  $\Omega$  with a gate drive voltage of only 2.7 V. This relatively low gate drive threshold allows operation of the regulator on supplies as low as 3 V without compromising overall performance.


The main voltage control loop operation of the circuit is provided by U1B, half of the OP284. This voltage control amplifier amplifies the 2.5 V reference voltage produced by Three Terminal U2, a REF192. The regulated output voltage,  $V_{\text{OUT}}$ , is then

$$V_{OUT} = V_{OUT2} \left( 1 + \frac{R2}{R3} \right)$$

For this example, because  $V_{\text{OUT}}$  of 4.5 V with  $V_{\text{OUT2}}$  = 2.5 V requires a U1B gain of 1.8 times, R3 and R2 are chosen for a ratio of 1.2:1 or 10.0 k $\Omega$ :8.06 k $\Omega$  (using closest 1% values). Note that for the lowest  $V_{\text{OUT}}$  dc error, R2||R3 should be maintained equal to R1 (as in this example), and the R2 to R3 resistors should be stable, close tolerance metal film types. The table in Figure 58 summarizes R1 to R3 values for some popular voltages. However, note that, in general, the output can be anywhere between  $V_{\text{OUT2}}$  and the 12 V maximum rating of Q1.

While the low voltage saturation characteristic of Q1 is a key part of the low dropout, another component is a low current sense comparison threshold with good dc accuracy. Here, this is provided by Current Sense Amplifier U1A, which is provided by a 20 mV reference from the 1.235 V, AD589 Reference Diode D2, and the R7 to R8 divider. When the product of the output current and the Rs value match this voltage threshold, the current control loop is activated, and U1A drives the Q1 gate through D1. This causes the overall circuit operation to enter current mode control with a current limit,  $I_{\rm LIMIT}$ , defined as

$$I_{LIMIT} = \left(\frac{V_{R(D2)}}{R_{S}}\right) \left(\frac{R7}{R7 + R8}\right)$$



Obviously, it is desirable to keep this comparison voltage small because it becomes a significant portion of the overall dropout voltage. Here, the 20 mV reference is higher than the typical offset of the OP284 but is still reasonably low as a percentage of  $V_{\rm OUT}$  (<0.5%). In adapting the limiter for other  $I_{\rm LIMIT}$  levels, Sense Resistor  $R_{\rm S}$  should be adjusted along with R7 to R8, to maintain this threshold voltage between 20 mV and 50 mV.

Performance of the circuit is excellent. For the 4.5 V output version, the measured dc output change for a 225 mA load change was on the order of a few microvolts, while the dropout voltage at this same current level was about 30 mV. The current limit, as shown in Figure 58, is 400 mA, allowing the circuit to be used at levels up to 300 mA or more. While the Q1 device can actually support currents of several amperes, a practical current rating takes into account the 2.5 W, 25°C dissipation of the 8-lead SOIC device. Because a short-circuit current of 400 mA at an input level of 5 V causes a 2 W dissipation in Q1, other input conditions must be considered carefully in terms of potential overheating of Q1. Of course, if higher powered devices are used for Q1, this circuit can support outputs of tens of amperes as well as the higher Vout levels already noted.

The circuit shown can either be used as a standard low dropout regulator, or it can be used with on/off control. By driving Pin 3 of U2 with the optional logic control signal,  $V_c$ , the output is switched between on and off. Note that when the output is off in this circuit, it is still active (that is, not an open circuit). This is because the off state simply reduces the voltage input to R1, leaving the U1A/U1B amplifiers and Q1 still active.

When the on/off control is used, Resistor R10 should be used with U2 to speed on/off switching and to allow the output of the circuit to settle to a nominal zero voltage. Component D3 and Component R11 also aid in speeding up the on/off transition by providing a dynamic discharge path for C2. Off/on transition time is less than 1 ms, while the on/off transition is longer, but less than 10 ms.

# 3 V, 50 HZ/60 HZ ACTIVE NOTCH FILTER WITH FALSE GROUND

To process signals in a single-supply system, it is often best to use a false ground biasing scheme. A circuit that uses this approach is shown in Figure 59. In this circuit, a false ground circuit biases an active notch filter used to reject 50 Hz/60 Hz power line interference in portable patient monitoring equipment.

Notch filters are commonly used to reject power line frequency interference that often obscures low frequency physiological signals, such as heart rates, blood pressure readings, EEGs, and EKGs. This notch filter effectively squelches 60 Hz pickup at a Filter Q of 0.75. Substituting 3.16 k $\Omega$  resistors for the 2.67 k $\Omega$  resistor in the twin-T section (R1 through R5) configures the active filter to reject 50 Hz interference.





Figure 59. A 3 V Single-Supply, 50Hz to 60 Hz Active Notch Filter with False Ground

Amplifier A3 is the heart of the false ground bias circuit. It buffers the voltage developed at R9 and R10 and is the reference for the active notch filter. Because the OP484 exhibits a rail-to-rail input common-mode range, R9 and R10 are chosen to split the 3 V supply symmetrically. An in-the-loop compensation scheme is used around the OP484 that allows the op amp to drive C6, a 1  $\mu$ F capacitor, without oscillation. C6 maintains a low impedance ac ground over the operating frequency range of the filter.

The filter section uses an OP484 in a Twin-T configuration whose frequency selectivity is very sensitive to the relative matching of the capacitors and resistors in the twin-T section. Mylar is the material of choice for the capacitors, and the relative matching of the capacitors and resistors determines the pass band symmetry of the filter. Using 1% resistors and 5% capacitors produces satisfactory results.

012407-₽

### **OUTLINE DIMENSIONS**




#### COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 60. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8) P-Suffix

Dimensions shown in inches and (millimeters)




#### COMPLIANT TO JEDEC STANDARDS MS-001

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 61. 14-Lead Plastic Dual In-Line Package [PDIP] (N-14) P-Suffix

Dimensions shown in inches and (millimeters)




#### COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 62. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8) S-Suffix

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 63. 14-Lead Standard Small Outline Package [SOIC\_N]
Narrow Body
(R-14)
S-Suffix
Dimensions shown in millimeters and (inches)

Rev. l | Page 21 of 24

OY.COM.TW

#### **ORDERING GUIDE**

	Temperature Range	Package Description	Package Option
OP184ES	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184ES-REEL	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184ES-REEL7	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184ESZ	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184ESZ-REEL	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184ESZ-REEL7	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184FS	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184FS-REEL	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184FS-REEL7	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184FSZ	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184FSZ-REEL	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP184FSZ-REEL7	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284EP	-40°C to +125°C	8-Lead PDIP	P-Suffix (N-8)
OP284EPZ	−40°C to +125°C	8-Lead PDIP	P-Suffix (N-8)
OP284ES	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284ES-REEL	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284ES-REEL7	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284ESZ	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284ESZ-REEL	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284ESZ-REEL7	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284FS	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284FS-REEL	-40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284FS-REEL7	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284FSZ	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284FSZ-REEL	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP284FSZ-REEL7	−40°C to +125°C	8-Lead SOIC_N	S-Suffix (R-8)
OP484ES	-40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484ES-REEL	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484ESZ	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484ESZ-REEL	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484FPZ	−40°C to +125°C	14-Lead PDIP	P-Suffix (N-14)
OP484FS	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484FS-REEL	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484FS-REEL7	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484FSZ	−40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
	-40°C to +125°C	14-Lead SOIC_N	S-Suffix (R-14)
OP484FSZ-REEL		4N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	S-Suffix (R-14)

100Y.COM.TW

MMM.100X.

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

100Y.COM.TW

100 Y.COM.TV

WWW.100Y.COM.TW

WWW.100X.C

MMM.100X.C

MY.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

WWV

## **NOTES**

W.100X.COM.

# OP184/0P284/0P484

W.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO

**NOTES** W.100Y.COM.

> WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 WWW.100Y.COM.TW Http://www. 100y. com. tw

WWW.100Y.COM.TW

100Y.COM.TW

100Y.COM.TW

LOOY.COM.T

WWW.100Y.COM.TW

WWW.100X.

WWW.100Y.C

100Y.COM.TW

WWW.100Y.COM.TW