

Micropower, Rail-to-Rail Input and Output Operational Amplifiers

OP196/OP296/OP496

FEATURES

Rail-to-Rail Input and Output Swing Low Power: 60 μA/Amplifier Gain Bandwidth Product: 450 kHz Single-Supply Operation: 3 V to 12 V Low Offset Voltage: 300 μV max High Open-Loop Gain: 500 V/mV

Unity-Gain Stable No Phase Reversal

APPLICATIONS
Battery Monitoring
Sensor Conditioners
Portable Power Supply Control
Portable Instrumentation

GENERAL DESCRIPTION

The OP196 family of CBCMOS operational amplifiers features micropower operation and rail-to-rail input and output ranges.

The extremely low power requirements and guaranteed operation from 3 V to 12 V make these amplifiers perfectly suited to monitor battery usage and to control battery charging. Their dynamic performance, including 26 nV/NHz voltage noise density, recommends them for battery-powered audio applications. Capacitive loads to 200 pF are handled without oscillation.


The OP196/OP296/OP496 are specified over the HOT extended industrial (-40°C to +125°C) temperature range. 3 V operation is specified over the 0°C to 125°C temperature range.

The single OP196 and the dual OP296 are available in 8-lead SO-8 surface mount packages. The dual OP296 is available in 8-lead PDIP. The quad OP496 is available in 14-lead plastic DIP and narrow SO-14 surface-mount packages.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PIN CONFIGURATIONS


8-Lead Narrow-Body SO




8-Lead Narrow-Body SO




8-Lead TSSOP




8-Lead Plastic DIP




14-Lead Narrow-Body SO



14-Lead Plastic DIP



14-Lead TSSOP (RU Suffix)



REV. C

OP196/OP296/OP496-SPECIFICATIONS

ELECTRICAL SPECIFICATIONS (@ $V_S = 5.0 \text{ V}$, $V_{CM} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS	Ing COM	· WWW.Ita	CO_{Mr}	·XXI		
Offset Voltage	Vos	OP196G, OP296G, OP496G	OM.	35	300	μV
A COMP.	· Solve Cop	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	Co.		650	μV
T. COM. IV		OP296H, OP496H	-1 COM		800	μV
OV.CO. TW		$-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$	7.0		1.2	mV
Input Bias Current	I_B	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	V.CO	±10	±50	nA
Input Offset Current	I_{OS}	WITH " WILLIAM I	M 7.	±1.5	±8	nA
OV.CO	103	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	OUT.CO		±20	nA
Input Voltage Range	V_{CM}	COMP.	0 - C		5.0	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \le \text{V}_{\text{CM}} \le 5.0 \text{ V},$	1007.			
1.To		$-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$	65			dB
Large Signal Voltage Gain	A_{VO}	$R_L = 100 \text{ k}\Omega$	N.100 r.			
Large Signar Voltage Gain	1100	$0.30 \text{ V} \le \text{ V}_{\text{OUT}} \le 4.7 \text{ V},$	1007			
100 r. COM:1		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	150	200		V/mV
Long-Term Offset Voltage	V_{os}	G Grade, Note 1	130	200	550	μV
Long Term Offset Voltage	V OS	H Grade, Note 1	MM.		1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	G Grade, Note 2	-TXV.10	1.5	Mil	μV/°C
Offset Voltage Difft	$\Delta V OS / \Delta T$	H Grade, Note 2		2		μV/°C
W. TOWN	- V	II Grade, Note 2	- WW.	0 2	0///	μν/ С
OUTPUT CHARACTERISTICS		100Y.	M .			
Output Voltage Swing High	V_{OH}	$I_{L} = -100 \ \mu A$	4.85	4.92		V
M. 1001.		$I_L = 1 \text{ mA}$	4.30	4.56		V
MINN. OV.COM		$I_L = 2 \text{ mA}$	MM.	4.1		V
Output Voltage Swing Low	V_{OL}	$I_L = -1 \text{ mA}$	TXN	36	70	mV
WWW	N - N	$I_L = -1 \text{ mA}$	M.	350	550	mV
M.In. COM.		$I_L = -2 \text{ mA}$	WV	750		mV
Output Current	I_{OUT}	LANTON TO COMPLY		±4		mA
POWER SUPPLY	TW	WWW. TOOL CO. TAN	T T	-11	007.	11.11
	PSRR	+2 5 V < V < +6 V				JAN
Power Supply Rejection Ratio	PSKK	$\pm 2.5 \text{ V} \le \text{V}_{\text{S}} \le \pm 6 \text{ V},$	0.5			AD.
a 1 colony	TOXN	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	85		CO Y.C	dB
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 2.5 \text{ V}, R_L = \infty$	-7	4500	60	μΑ
WWW.		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	N	45	80	μΑ
DYNAMIC PERFORMANCE		COM.	XXI			7 CON
Slew Rate	SR	$R_L = 100 \text{ k}\Omega$		0.3		V/µs
Gain Bandwidth Product	GBP	NAM A. CO.	TW	350		kHz
Phase Margin	\emptyset_{m}	, M.100 COM	. 1	47		Degrees
	- m	11007	CIN		-111	1
NOISE PERFORMANCE		I ALTERNAN NO CON	TIN	0.0		WY.CO
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz	$M_{i,I}$	0.8		μV p-p
Voltage Noise Density	e _n	f = 1 kHz	WT	26		nV/√Hz
Current Noise Density	i_n	f = 1 kHz	DMr.	0.19	TAN W	pA/√Hz
Ouritable 1 (0100 2 thinty						

Specifications subject to change without notice. WWW.100Y.COM.T

> WWW.100Y.COM.TW WWW.100Y.COM.TW THE TONY COLD TW REV. C

¹Long-term offset voltage is guaranteed by a 1,000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3.

²Offset voltage drift is the average of the -40 °C to +25 °C delta and the +25 °C to +125 °C delta. WWW.100Y.COM.TW

OP196/0P296/0P496

WWW.100Y.COM.TW **ELECTRICAL SPECIFICATIONS** (@ $V_S = 3.0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS	COM	. TWW.IOO T CC	Mr.			
Offset Voltage	Vos	OP196G, OP296G, OP496G	M.I.	35	300	μV
	V.COn	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	TV		650	μV
	COM	OP296H, OP496H	OM		800	μV
	001.0	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	TIMO		1.2	mV
Input Bias Current	I_{B}	WWW.	CON	±10	±50	nA
Input Offset Current	Ios	11, 100,	COM.	±1	±8	nA
Input Voltage Range	V_{CM}	TW WW 100	0		3.0	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \le \text{V}_{\text{CM}} \le 3.0 \text{ V},$	COM,			
	-1100Y.	$0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}\text{C}$	60			dB
Large Signal Voltage Gain	A_{VO}	$R_{\rm L}$ = 100 k Ω	80	200		V/mV
Long-Term Offset Voltage	Vos	G Grade, Note 1	-1 CO		550	μV
	100X.C	H Grade, Note 1	1007.		1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	G Grade, Note 2	ov.C	1.5		μV/°C
VIOOY. OM.TW	100 x	H Grade, Note 2	1.100	2		μV/°C
OUTPUT CHARACTERISTICS	1005	TO AN	100X.			
Output Voltage Swing High	V_{OH}	$I_{L} = 100 \mu A$	2.85			V
Output Voltage Swing Low	V _{OL}	$I_L = -100 \mu\text{A}$	M.100		70	mV
POWER SUPPLY	110	Dr. ON:IN	-XV.100		1.1.	
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 1.5 \text{ V}, R_L = \infty$	1	40	60	μA
NW.100 COM.	TWW.	$0^{\circ}C \le T_A \le 125^{\circ}C$	MM.To		80	μA
DYNAMIC PERFORMANCE	TAN	Ton, COM:	- WW.1	No -	OM	
Slew Rate	SR	$R_L = 100 \text{ k}\Omega$	M M	0.25		V/µs
Gain Bandwidth Product	GBP	V.TO.	WWW	350		kHz
Phase Margin	ø _m	N.1001. COM:11	N N	45		Degrees
NOISE PERFORMANCE	411	7100Y.	11.	N 1007	T.MOD	N.
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz	WW	0.8		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		26		nV/\sqrt{Hz}
Current Noise Density	i _n	f = 1 kHz	1/1	0.19		pA/√ Hz

NOTES

WWW.100Y.COM.TW WWW.100Y.COM.TW REV. C

¹Long-term offset voltage is guaranteed by a 1,000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3. WWW.100Y.COM.TW

²Offset voltage drift is the average of the 0°C to 25°C delta and the 25°C to 125°C delta.

Specifications subject to change without notice. WWW.100Y.COM:

WWW.100Y.COM.TW OP196/OP296/OP496 **ELECTRICAL SPECIFICATIONS** (@ $V_S = 12.0 \text{ V}$, $V_{CM} = 6 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS	DO M.	TI TWW.IOS	COM	(N)		
Offset Voltage	Vos	OP196G, OP296G, OP496G	TOM!	35	300	μV
S COMMENT WINN	ST.COM	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	CO.		650	μV
	1100	OP296H, OP496H	COM.		800	μV
	. OUT.CO	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	17.0		1.2	mV
Input Bias Current	I_{R}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	COM	±10	±50	nA
Input Offset Current	I _{OS}	10 0 3 1 A 3 1 1 2 3 C	101.	±1	±8	nA
input Onset Guirent	108	-40 °C \leq T _A \leq +125°C	ON.Co.	T	±15	nA
Input Voltage Range	V_{CM}	-40 C 2 1 A 2 1 1 2 3 C	0 00		12	V
Common-Mode Rejection Ratio	CMRR	$0 \text{ V} \le V_{CM} \le 12 \text{ V},$	1007.0		12	V
Common-Wode Rejection Ratio	CIVIKK	$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	65 × 1 C		XXI	dB
Large Signal Voltage Gain	1 100	$R_{L} = 100 \text{ k}\Omega$	65	1000		V/mV
	A _{VO}		300	1000	FF0	
Long-Term Offset Voltage	Vos	G Grade, Note 1	W.100		550	μV
OCC . II I D CC	ANT /ATT	H Grade, Note 1	1007	1.5	1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	G Grade, Note 2	N. N.	1.5	-XXI	μV/°C
N TO THE	11111	H Grade, Note 2	100	2	M.T.Y	μV/°C
OUTPUT CHARACTERISTICS		OV.COM	MM.		W	
Output Voltage Swing High	V _{OH}	$I_{L} = 100 \mu A$	11.85		Mr.	V
M W CONTRACTOR	. 011	$I_L = 1 \text{ mA}$	11.30		TIM	V
Output Voltage Swing Low	V _{OL}	$I_L = -1 \text{ mA}$			70	N mV
Surput Voltage Swing Low	, or	$I_L = -1 \text{ mA}$	11		550	mV
Output Current	I _{OUT}	W.F. JAKONA	MMM	±4	Com	mA
POWER SUPPLY	1 -11	M. TOWN	THE STATE OF THE S	V	1.COm	TW
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 6 \text{ V}, R_L = \infty$	1		60	μA
Supply Suitent per rampimer	15Y	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$	WW		80	μΑ
Supply Voltage Range	V_{S}	-40 C 3 TA 3 1125 C	3		12	V
	V S	NN TOOK OF THE TWO	3	-3/4	12	V
DYNAMIC PERFORMANCE	- 1	MANA COM	* **		ON CU	
Slew Rate	SR	$R_{\rm L} = 100 \text{ k}\Omega$		0.3	Inn	V/µs
Gain Bandwidth Product	GBP	WWW. OOK.CO. TW	1	450	A CONT.	kHz
Phase Margin	ø _m	W. Inc. COM.	16T	50	.10	Degrees
NOISE PERFORMANCE	WILL	M. 21001. W.L.		111	x1 100 x	TOM.
Voltage Noise	e n-n	0.1 Hz to 10 Hz	N.	0.8	You.	μV p-p
Voltage Noise Density	e _n p-p	f = 1 kHz		26	W.100	μν p-p nV/√Hz
	e _n	f = 1 kHz f = 1 kHz	TW	0.19	100	
Current Noise Density	$1_{\mathbf{n}}$	1 – 1 KHZ		0.19		pA/√Hz

WWW.100Y.COM.TW WWW.100Y.COM.TW TOTAL TODY. CO4LTW REV. C

¹Long-term offset voltage is guaranteed by a 1,000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3.

²Offset voltage drift is the average of the −40°C to +25°C delta and the +25°C to +125°C delta. WWW.100Y.COM.TW

Specifications subject to change without notice. WWW.100Y.COM.T

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage	15 V
Input Voltage ²	15 V
Differential Input Voltage ²	15 V
Output Short Circuit Duration	Indefinite
Storage Temperature Range	
P, S, RU Package	65°C to +150°C
Operating Temperature Range	
OP196G, OP296G, OP496G, H	-40° C to $+125^{\circ}$ C
Junction Temperature Range	
P, S, RU Package	-65°C to $+150$ °C
Lead Temperature Range (Soldering, 60 sec)	300°C

Package Type	θ_{JA}^{3}	$\theta_{ m JC}$	Unit		
8-Lead Plastic DIP	103	43	°C/W		
8-Lead SOIC	158	43	°C/W		
8-Lead TSSOP	240	43	°C/W		
14-Lead Plastic DIP	83	39	°C/W		
14-Lead SOIC	120	36	°C/W		
14-Lead TSSOP	180	35	°C/W		

NOTES

ORDERING GUIDE

Model	Temperature	Package	Package	
	Range	Description	Option	
OP196GS	-40°C to +125°C	8-Lead SOIC	SO-8	
OP296GP*	-40°C to +125°C	8-Lead Plastic DIP	N-8	
OP296GS	-40°C to +125°C	8-Lead SOIC	SO-8	
OP296HRU	-40°C to +125°C	8-Lead TSSOP	RU-8	
OP496GP*	-40°C to +125°C	14-Lead Plastic DIP	N-14	
OP496GS	-40°C to +125°C	14-Lead SOIC	SO-14	
OP496HRU	-40°C to +125°C	14-Lead TSSOP	RU-14	

^{*}Not for new design, obsolete April 2002.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP196/OP296/OP496 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




REV. C


¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

²For supply voltages less than 15 V, the absolute maximum input voltage is equal to the supply voltage.


 $^{^3\}theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP package; θ_{JA} is specified for device soldered in circuit board for SOIC and TSSOP packages.

OP196/OP296/OP496—Typical Performance Characteristics







TPC 2. Input Offset Voltage Distribution




WWW.100Y.COM.TW TPC 3. Input Offset Voltage Distribution



TPC 4. Input Offset Voltage Distribution (TCV_{OS})





TPC 5. Input Offset Voltage Distribution (TCV_{OS})




WWW.100Y.COM TPC 6. Input Offset Voltage vs. Temperature

WWW.100Y.COM.TW WWW.100Y.COM.TW THE TOTAL COLUMN REV. C







TPC 8. Input Bias Current vs. Supply Voltage




TPC 9. Input Bias Current vs. Common-Mode Voltage



TPC 10. Output Voltage to Supply Rail vs. Load Current




TPC 11. Output Voltage to Supply Rail vs. Load Current




TPC 12. Output Voltage to Supply Rail vs. Load Current WWW.100Y.COM WWW.100Y.COM


WWW.100Y.COM.TV WWW.100Y.COM.T 100Y.COM-7-REV. C




TPC 13. Output Voltage Swing vs. Temperature




TPC 14. Output Voltage Swing vs. Temperature




WWW.100Y.COM.TW TPC 15. Open-Loop Gain and Phase vs. Frequency (No Load)




TPC 16. Open-Loop Gain and Phase vs. Frequency (No Load)




TPC 17. Open-Loop Gain and Phase vs. Frequency (No Load)




WWW.100Y.COM.T WWW.100Y.COM.TW THE TOTAL COST REV. C




TPC 19. Open-Loop Gain vs. Resistive Load




TPC 20. Closed-Loop Gain vs. Frequency




TPC 21. Output Impedance vs. Frequency



TPC 22. CMRR vs. Frequency




TPC 23. PSRR vs. Frequency




TPC 24. Maximum Output Swing vs. Frequency


REV. C WWW.1007.COM.TW




TPC 25. Supply Current/Amplifier vs. Temperature




TPC 26. Supply Current/Amplifier vs. Supply Voltage




TPC 27. Voltage Noise Density vs. Frequency



TPC 28. Input Bias Current Noise Density vs. Frequency





TPC 29. Settling Time to 0.1% vs. Step Size




TPC 30. 0.1 Hz to 10 Hz Noise

WWW.100Y.COM.TW WWW.100Y.C=10-TW REV. C







TPC 33. Large Signal Transient Response




WWW.toox.col



TPC 34. Large Signal Transient Response



TPC 35. 1/f Noise Corner, $V_S = \pm 5 V$, $A_V = 1,000$



TPC 36. Simplified Schematic

APPLICATIONS INFORMATION

Functional Description

The OP196 family of operational amplifiers is comprised of single-supply, micropower, rail-to-rail input and output amplifiers. Input offset voltage (V_{OS}) is only 300 μV maximum, while the output will deliver ± 5 mA to a load. Supply current is only 50 μA , while bandwidth is over 450 kHz and slew rate is 0.3 $V/\mu s$. TPC 36 is a simplified schematic of the OP196—it displays the novel circuit design techniques used to achieve this performance.

Input Overvoltage Protection

The OPx96 family of op amps uses a composite PNP/NPN input stage. Transistor Q1 in Figure 36 has a collector-base voltage of 0 V if +IN = $V_{\rm EE}$. If +IN then exceeds $V_{\rm EE}$, the junction will be forward biased and large diode currents will flow, which may damage the device. The same situation applies to +IN on the base of transistor Q5 being driven above $V_{\rm CC}$. Therefore, the inverting and noninverting inputs must not be driven above or below either supply rail unless the input current is limited.

Figure 1 shows the input characteristics for the OPx96 family. This photograph was generated with the power supply pins connected to ground and a curve tracer's collector output drive connected to the input. As shown in the figure, when the input voltage exceeds either supply by more than 0.6 V, internal pn-junctions energize and permit current flow from the inputs to the supplies. If the current is not limited, the amplifier may be damaged. To prevent damage, the input current should be limited to no more than 5 mA.




Figure 1. Input Overvoltage I-V Characteristics of the OPx96 Family

Output Phase Reversal

Some other operational amplifiers designed for single-supply operation exhibit an output voltage phase reversal when their inputs are driven beyond their useful common-mode range. Typically for single-supply bipolar op amps, the negative supply determines the lower limit of their common-mode range. With these common-mode limited devices, external clamping diodes are required to prevent input signal excursions from exceeding the device's negative supply rail (i.e., GND) and triggering output phase reversal.

The OPx96 family of op amps is free from output phase reversal effects due to its novel input structure. Figure 2 illustrates the performance of the OPx96 op amps when the input is driven beyond the supply rails. As previously mentioned, amplifier input current must be limited if the inputs are driven beyond

the supply rails. In the circuit of Figure 2, the source amplitude is ± 15 V, while the supply voltage is only ± 5 V. In this case, a 2 k Ω source resistor limits the input current to 5 mA.




Figure 2. Output Voltage Phase Reversal Behavior

Input Offset Voltage Nulling

The OP196 provides two offset adjust terminals that can be used to null the amplifier's internal V_{OS} . In general, operational amplifier terminals should never be used to adjust system offset voltages. A 100 k Ω potentiometer, connected as shown in Figure 3, is recommended to null the OP196's offset voltage. Offset nulling does not adversely affect TCV_{OS} performance, providing that the trimming potentiometer temperature coefficient does not exceed ± 100 ppm/°C.




Figure 3. Offset Nulling Circuit

Driving Capacitive Loads

OP196 family amplifiers are unconditionally stable with capacitive loads less than 170 pF. When driving large capacitive loads in unity-gain configurations, an in-the-loop compensation technique is recommended, as illustrated in Figure 4.




Figure 4. In-the-Loop Compensation Technique for Driving Capacitive Loads

–12– REV. C

A Micropower False-Ground Generator

Some single supply circuits work best when inputs are biased above ground, typically at 1/2 of the supply voltage. In these cases, a false-ground can be created by using a voltage divider buffered by an amplifier. One such circuit is shown in Figure 5.

This circuit will generate a false-ground reference at 1/2 of the supply voltage, while drawing only about 55 μ A from a 5 V supply. The circuit includes compensation to allow for a 1 μ F bypass capacitor at the false-ground output. The benefit of a large capacitor is that not only does the false-ground present a very low dc resistance to the load, but its ac impedance is low as well.




Figure 5. A Micropower False-Ground Generator

Single-Supply Half-Wave and Full-Wave Rectifiers

An OP296, configured as a voltage follower operating from a single supply, can be used as a simple half-wave rectifier in low frequency (<400 Hz) applications. A full-wave rectifier can be configured with a pair of OP296s as illustrated in Figure 6.




Figure 6. Single-Supply Half-Wave and Full-Wave Rectifiers Using an OP296

The circuit works as follows: When the input signal is above 0 V, the output of amplifier A1 follows the input signal. Since the noninverting input of amplifier A2 is connected to A1's output, op amp loop control forces A2's inverting input to the same potential. The result is that both terminals of R1 are at the

same potential and no current flows in R1. Since there is no current flow in R1, the same condition must exist in R2; thus, the output of the circuit tracks the input signal. When the input signal is below 0 V, the output voltage of A1 is forced to 0 V. This condition now forces A2 to operate as an inverting voltage follower because the noninverting terminal of A2 is also at 0 V. The output voltage of $V_{\rm OUT}A$ is then a full-wave rectified version of the input signal. A resistor in series with A1's noninverting input protects the ESD diodes when the input signal goes below ground.

Square Wave Oscillator

The oscillator circuit in Figure 7 demonstrates how a rail-to-rail output swing can reduce the effects of power supply variations on the oscillator's frequency. This feature is especially valuable in battery powered applications, where voltage regulation may not be available. The output frequency remains stable as the supply voltage changes because the RC charging current, which is derived from the rail-to-rail output, is proportional to the supply voltage. Since the Schmitt trigger threshold level is also proportional to supply voltage, the frequency remains relatively independent of supply voltage. For a supply voltage change from 9 V to 5 V, the output frequency only changes about 4 Hz. The slew rate of the amplifier limits the oscillation frequency to a maximum of about 200 Hz at a supply voltage of 5 V.




Figure 7. Square Wave Oscillator Has Stable Frequency Regardless of Supply Voltage Changes

A 3 V Low Dropout, Linear Voltage Regulator

Figure 8 shows a simple 3 V voltage regulator design. The regulator can deliver 50 mA load current while allowing a 0.2 V dropout voltage. The OP296's rail-to-rail output swing easily drives the MJE350 pass transistor without requiring special drive circuitry. With no load, its output can swing to less than the pass transistor's base-emitter voltage, turning the device nearly off. At full load, and at low emitter-collector voltages, the transistor beta tends to decrease. The additional base current is easily handled by the OP296 output.

The AD589 provides a 1.235 V reference voltage for the regulator. The OP296, operating with a noninverting gain of 2.43, drives the base of the MJE350 to produce an output voltage of 3.0 V. Since the MJE350 operates in an inverting (commonemitter) mode, the output feedback is applied to the OP296's noninverting input.

REV. C -13-




Figure 8. 3 V Low Dropout Voltage Regulator

Figure 9 shows the regulator's recovery characteristics when its output underwent a 20 mA to 50 mA step current change.




Figure 9. Output Step Load Current Recovery

Buffering a DAC Output

Multichannel TrimDACs® such as the AD8801/AD8803, are widely used for digital nulling and similar applications. These DACs have rail-to-rail output swings, with a nominal output resistance of 5 k Ω . If a lower output impedance is required, an OP296 amplifier can be added. Two examples are shown in Figure 10. One amplifier of an OP296 is used as a simple buffer to reduce the output resistance of DAC A. The OP296 provides rail-to-rail output drive while operating down to a 3 V supply and requiring only 50 μ A of supply current.




Figure 10. Buffering a TrimDAC OutputTPC

The next two DACs, B and C, sum their outputs into the other OP296 amplifier. In this circuit DAC C provides the coarse output voltage setting and DAC B is used for fine adjustment. The insertion of R1 in series with DAC B attenuates its contribution to the voltage sum node at the DAC C output.

A High-Side Current Monitor

In the design of power supply control circuits, a great deal of design effort is focused on ensuring a pass transistor's long-term reliability over a wide range of load current conditions. As a result, monitoring and limiting device power dissipation is of prime importance in these designs. The circuit illustrated in Figure 11 is an example of a 5 V, single-supply high-side current monitor that can be incorporated into the design of a voltage regulator with fold-back current limiting or a high current power supply with crowbar protection. This design uses an OP296's rail-to-rail input voltage range to sense the voltage drop across a 0.1 Ω current shunt. A p-channel MOSFET is used as the feedback element in the circuit to convert the op amp's differential input voltage into a current. This current is then applied to R2 to generate a voltage that is a linear representation of the load current. The transfer equation for the current monitor is given by:

$$Monitor\ Output = R2 \times \left(\frac{R_{SENSE}}{R1}\right) \times I_L$$

For the element values shown, the Monitor Output's transfer characteristic is 2.5 V/A.




Figure 11. A High-Side Load Current Monitor

A Single-Supply RTD Amplifier

The circuit in Figure 12 uses three op amps on the OP496 to produce a bridge driver for an RTD amplifier while operating from a single 5 V supply. The circuit takes advantage of the OP496's wide output swing to generate a bridge excitation voltage of 3.9 V. An AD589 provides a 1.235 V reference for the bridge current. Op amp A1 drives the bridge to maintain 1.235 V across the parallel combination of the 6.19 k Ω and 2.55 M Ω resistors, which generates a 200 μ A current source. This current divides evenly and flows through both halves of the bridge. Thus, 100 μ A flows through the RTD to generate an output voltage which is proportional to its resistance. For improved accuracy, a 3-wire RTD is recommended to balance the line resistance in both 100 Ω legs of the bridge.

TrimDAC is a registered trademark of Analog Devices Inc.

14– REV. C




Figure 12. A Single-Supply RTD Amplifier


Amplifiers A2 and A3 are configured in a two op amp instrumentation amplifier configuration. For ease of measurement, the IA resistors are chosen to produce a gain of 259, so that each 1°C increase in temperature results in a 10 mV increase in the output voltage. To reduce measurement noise, the bandwidth of the amplifier is limited. A 0.1 µF capacitor, connected in parallel with the 100 k Ω resistor on amplifier A3, creates a pole at 16 Hz.

	∇ δ	\ v													
			A Singl	e-Sup	ply RTD	Ampli	ifier								
* OP4	96 SPI	CE Mac	cro-mode	el	REV. (ARG /	C, 5/95	V.COM.	CIN *	1	2	1P	Y.C	MTM		
*					mo /	MDSC		* GAI	N ST	AGE					
* Cop	yright 1	1995 by	Analog I	Device	s, Inc.			*							
*	70-	COM	TY.					EREF		0	POLY		(99,0)	(50,0)	0 0.5 0.5
					r License			G1	98	15	POLY		(6,5)	(13,12)	0 10U 10U
* Use * term	of this	model 11	idicates :	your a	cceptance	of the	1007.0	R10 CC	15 15	98 49	251.64 8P	IMEC	1		
* term	is and p	orovision	is in the	Licens	e Stateme	ent.		D1	15	99	DX				
* Nod	e assigi	nments						D2	50	15	DX				
*			Noniny	erting	input			*							
*			$QO_{M_{I}}$.	Inver	ting input			* COI	MMC	N-MC	DE STA	AGE			
*			Low.	T. A.	Positive			*			DOLII		(1.00)	(200)	
*					N	Negat	ive supply	ECM	16	98	POLY		(1,98)	(2,98)	0 0.5 0.5
*			- col	11.2			Output	R11 R12	16 17	17 198	1MEG 10	WW			
*				T.M.			100	*	11	90	10				
.SUBC	CKT O	P496	ON.CC	2	99	50	49	* OU'	TPU7	ΓSTA	GE				
* 1710.	TT OT	MOE						ISY	99	50	20U				
" INP	UT ST	AGE						EIN	35	50	POLY	(1)	(15,98)	1.42735	1
TDEE.		=0	100x.					Q24	37	35	36	50	QN	1	
IREF	21 21	50 21	1U 99	99	OP			QD4	37	37	38	99	QP	107	
QB1 QB2	22	21	99	99	QP QP	1		Q27 R5	40 36	37 39	38 150K	99	QP	-T	
QB2 QB3	4	21	99	99	QP	1.5		R6	99	38	45K				
QB4	22	22	50	50	QN	2		Q26	39	42	50	50	QN	3100	
QB5	11	22	50	50	QN	3		QD5	40	40	39	50	QN	1	
Q1 Q2 Q3	5	4	7	50	QN	2		Q28	41	40	44	50	QN	1,100	
Q2	6	4	8	50	QN	2		QL1	37	41	99	99	QP	1	
Q3	4	4	7	50 50	QN	1		R7	99	41	10.7K				
Q4 Q5	4 50	4	8	99	QN QP	$\frac{1}{2}$		I4 QD7	99 42	43 42	2U 50	50	QN	2-00/1	
Q6	50	3	8	99	QP	2		QD7 QD6	43	42	42	50	QN V	$\frac{2}{2}$	
EOS	3	2	POLY((17,98)		1	Q29	47	43	44	50	QN	1	
Q7	99	1	9	50	QN	2		Q30	44	45	50	50	QN	1.5	
Q8	99	3	10	50	QN	2		QD10		46	50	50	QN	1	
Q9	12	11	9	99	QP	2		R9	45	46	175		0.0		
Q10	13 11	11 11	10	99 99	QP QP	2		Q31	46	47	48	99	QP	1	
Q11 Q12	11	11	10	99	QP	100		QD8 QD9	47 48	47 48	48 51	99	QP QP	5	
R1	99	5	50K		×1100	1.		R8	99	51	2.9K	99	QI	,	
R2	99	6	50K					I5	99	46	1U				
R3	12	50	50K					022	49	48	99	99	QP	10	
R4	13	50	50K					Q33	49	44	50	50	QN	4	
IOS	1	2	0.75N	<1				MOD.		DX	D()	CO		201	
C10 C11	5 12	6 13	3.183P 3.183P					.MOD		QN			0VAF=10		
CH	12	13	3.183F	4				.MOD .END		QP	PNP(E	08=10	VAF=60	J)	


REV. C

OUTLINE DIMENSIONS


Dimensions shown in inches and (mm).



8-Lead Narrow Body SOIC (SO-8)



8-Lead TSSOP (RU-8)




Revision History

Location


Data Sheet changed from REV. B to REV. C.

Edits to TYPICAL PERFORMANCE CHARACTERISTICS


14-Lead Plastic DIP (N-14)




14-Lead Narrow-Body SOIC (SO-14)



14-Lead TSSOP (RU-14)





勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Page

. . . . 10