ANALOG

Dual Bipolar/JFET, Audio **Operational Amplifier**

OP275*

8-Lead PDIP

(P Suffix)

-IN B

IN E

FEATURES

Excellent Sonic Characteristics Low Noise: 6 nV/VHz Low Distortion: 0.0006% High Slew Rate: 22 V/µs Wide Bandwidth: 9 MHz Low Supply Current: 5 mA Low Offset Voltage: 1 mV Low Offset Current: 2 nA **Unity Gain Stable** SOIC-8 Package **PDIP-8 Package**

APPLICATIONS High Performance Audio Active Filters Fast Amplifiers Integrators


GENERAL DESCRIPTION

The OP275 is the first amplifier to feature the Butler Amplifier front end. This new front end design combines both bipolar and IFET transistors to attain amplifiers with the accuracy and low noise performance of bipolar transistors, and the speed and sound quality of JFETs. Total Harmonic Distortion plus Noise equals that of previous audio amplifiers, but at much lower supply currents.

A very low l/f corner of below 6 Hz maintains a flat noise density response. Whether noise is measured at either 30 Hz or 1 kHz, it is only 6 nV $\sqrt{\text{Hz}}$. The JFET portion of the input stage gives the OP275 its high slew rates to keep distortion low, even when large output swings are required, and the 22 V/us slew rate of the OP275 is the fastest of any standard audio amplifier. Best of all, this low noise and high speed are accomplished using less than 5 mA of supply current, lower than any standard audio amplifier.

PIN CONNECTIONS

8-Lead Narrow-Body SOIC (S Suffix)



Improved dc performance is also provided with bias and offset currents greatly reduced over purely bipolar designs. Input offset voltage is guaranteed at 1 mV and is typically less than 200 µV. This allows the OP275 to be used in many dc-coupled or summing applications without the need for special selections or the added noise of additional offset adjustment circuitry.

The output is capable of driving 600 Ω loads to 10 V rms while maintaining low distortion. THD + Noise at 3V rms is a low 0.0006%.

The OP275 is specified over the extended industrial (-40°C to +85°C) temperature range. OP275s are available in both plastic DIP and SOIC-8 packages. SOIC-8 packages are available in 2500-piece reels. Many audio amplifiers are not offered in SOIC-8 surface-mount packages for a variety of reasons; however, the OP275 was designed so that it would offer full performance in surface-mount packaging.

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100v.com.tw

*Protected by U.S. Patent No. 5,101,126.

REV.C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved.

OP275-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_s = \pm 15.0 \text{ V}$, $T_A = 25^{\circ}$ C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
AUDIO PERFORMANCE THD + Noise	TW I.TW	$V_{IN} = 3 V rms,$ $R_L = 2 k\Omega, f = 1 kHz$		0.006	07.CO	%
Voltage Noise Density	en	f = 30 Hz f = 1 kHz		7 6		$nV\sqrt{Hz} \\ nV\sqrt{Hz}$
Current Noise Density Headroom	in	$ \begin{array}{l} f=1 \text{ kHz} \\ \text{THD + Noise} \leq 0.01\%, \\ \text{R}_{\text{L}}=2 \text{ k}\Omega, \text{V}_{\text{S}}=\pm 18 \text{ V} \end{array} $	TW	1.5 >12.9		pA√Hz dBu
INPUT CHARACTERISTICS Offset Voltage	V _{os}	$-40^{\circ}C \le T_A \le +85^{\circ}C$	M.TW	WW	1 1.25	mV mV
Input Bias Current	IB	$V_{CM} = 0 V$ $V_{CM} = 0 V$, $-40^{\circ}C \le T_A \le +85^{\circ}C$	OM.TW	100 100	350 400	nA nA
Input Offset Current	I _{OS}	$V_{CM} = 0 V$ $V_{CM} = 0 V, -40^{\circ}C \le T_A \le +85^{\circ}C$	COM.1	$\begin{pmatrix} 2\\2 \end{pmatrix}$	50 100	nA nA
Input Voltage Range Common-Mode Rejection Ratio	V _{CM} CMRR	$V_{CM} = \pm 10.5 V,$ -40°C ≤ T _A ≤ +85°C	-10.5 80	106	+10.5	V dB
Large Signal Voltage Gain	A _{VO}	$\begin{aligned} R_{L} &= 2 \ k\Omega \\ R_{L} &= 2 \ k\Omega, -40^{\circ}C \leq T_{A} \leq +85^{\circ}C \\ R_{L} &= 600 \ \Omega \end{aligned}$	250 175	200		V/mV V/mV V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	K_ = 000 12	001.00	200		μV/°C
OUTPUT CHARACTERISTICS Output Voltage Swing	Vo	$ \begin{array}{l} R_L = 2 \ k\Omega \\ R_L = 2 \ k\Omega, -40^\circ C \leq T_A \leq +85^\circ C \\ R_L = 600 \ \Omega, V_S = \pm 18 \ V \end{array} $	-13.5 -13	±13.9 ±13.9 +14,-16	+13.5 +13	V V V
POWER SUPPLY Power Supply Rejection Ratio	PSRR	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$ $V_{S} = \pm 4.5 V \text{ to } \pm 18 V$,	85	.111.M.T	LM M	dB
Supply Current	I _{SY}	$\begin{array}{l} -40^{\circ}{\rm C} \leq {\rm T_A} \leq +85^{\circ}{\rm C} \\ {\rm V_S} = \pm 4.5 {\rm V} \ {\rm to} \ \pm 18 {\rm V}, {\rm V_O} = 0 {\rm V}, \\ {\rm R_L} = \infty, -40^{\circ}{\rm C} \leq {\rm T_A} \leq +85^{\circ}{\rm C} \end{array}$	80	0Y.COM	5	dB mA
		$V_{\rm S} = \pm 22 \text{V}, V_{\rm O} = 0 \text{V}, R_{\rm L} = \infty, -40^{\circ}\text{C} \le T_{\rm A} \le +85^{\circ}\text{C}$	WWW.	.100Y.CO	5.5	mA
Supply Voltage Range	V _s	N T. 100Y.CONT.TW	±4.5	N.100Y.C	±22	V
DYNAMIC PERFORMANCE Slew Rate Full-Power Bandwidth Gain Bandwidth Product Phase Margin	SR BW _P GBP Ø _m	$R_L = 2 k\Omega$	15	22 9 62		V/µs kHz MHz Degrees
Overshoot Factor		$V_{IN} = 100 \text{ mV}, A_V = +1,$ $R_L = 600 \Omega, C_L = 100 \text{ pF}$	V	10 100		%

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

ABSOLUTE MAXIMUM RATINGS¹

	100			
Package Type	θ_{JA}^4	θ _{JC}	Unit	
Lead Temperature Range	e (Soldering	g, 60 sec)		
P, S Packages				
Junction Temperature Ra				
OP275G	-40°C to +85°C			
Operating Temperature I	0			
P, S Packages		0	55°C to +150°C	
Storage Temperature Ran	0			
Output Short-Circuit Du	uration to C	$SND^3 \dots$	Indefinite	
Differential Input Voltage				
Input Voltage ²				
Supply Voltage				

Lead Temperature Range	e (Soldering, 6	50 sec)	
Package Type	θ_{JA}^4	θ _{JC}	Unit
8-Lead Plastic DIP (P)	103	43	°C/W
8-Lead SOIC (S)	158	43	°C/W

NOTES

¹Absolute maximum ratings apply to packaged parts, unless otherwise noted. 2 For supply voltages greater than ± 22 V, the absolute maximum input voltage is equal to the supply voltage.

³Shorts to either supply may destroy the device. See data sheet for full details.

 ${}^{4}\theta_{IA}$ is specified for the worst-case conditions, i.e., θ_{IA} is specified for device in socket for PDIP packages; θ_{IA} is specified for device soldered in circuit board for SOIC packages.

l for SOIC	
ORDERI	NG GUIDE

WT TAN	ORDERI	NG GUIDE	M. I
Model	Temperature Range	Package Description	Package Option
OP275GP	-40°C to +85°C	8-Lead PDIP	N-8
OP275GS	-40°C to +85°C	8-Lead SOIC	R-8
OP275GS-REEL	-40°C to +85°C	8-Lead SOIC	R-8
OP275GS-REEL7	-40°C to +85°C	8-Lead SOIC	R-8
OP275GSZ*	-40°C to +85°C	8-Lead SOIC	R-8
OP275GSZ-REEL* 🚿	-40°C to +85°C	8-Lead SOIC	R-8
OP275GSZ-REEL7*	-40°C to +85°C	8-Lead SOIC	R-8
*Z = Pb-free part.			COM

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP275 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




WW.100X.COM


WWW.100Y.COM WWW.100Y.CO

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


OP275–Typical Performance Characteristics




TPC 1. Output Voltage Swing vs. Supply Voltage




TPC 4. Open-Loop Gain, Phase vs. Frequency




TPC 7. Common-Mode Rejection vs. Frequency



TPC 2. Open-Loop Gain vs. Temperature



TPC 5. Closed-Loop Gain vs. Frequency




TPC 8. Power Supply Rejection vs. Frequency




40 180 $V_{S} = \pm 15V$ 30 135 T_A = 25°C 20 90 10 45 - Degre 뜅 0 n GAIN PHASE --45 -10 -90 -20 -135 -30 -180 10M 10k 100k 1M FREQUENCY - Hz


TPC 3. Closed-Loop Gain and Phase, $A_V = +1$




TPC 6. Closed-Loop Output Impedance vs. Frequency




TPC 9. Open-Loop Gain, Phase vs. Frequency







TPC 10. Gain Bandwidth Product, Phase Margin vs. Temperature




TPC 13. Maximum Output Swing vs. Frequency




TPC 16. Input Bias Current vs. Temperature



TPC 11. Small Signal Overshoot vs. Load Capacitance




TPC 14. Supply Current vs. Supply Voltage




TPC 17. Current Noise Density vs. Frequency


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw




TPC 12. Maximum Output Voltage vs. Load Resistance




TPC 15. Short-Circuit Current vs. Temperature





TPC 18. TCV_{OS} Distribution





TPC 19. Input Offset (Vos) Distribution











-SR

+SR

200

TPC 21. Slew Rate vs. Capacitive

300

CAPACITIVE LOAD - pF

400

500

100

T_A = 25°C

 $V_{\rm S} = \pm 15V$

50

45

40


sudvate – V/μ 30 32 30 30

25


20 ∟ 0


Load

TPC 22. Slew Rate vs. Differential Input Voltage



TPC 25. Positive Slew Rate $R_L=2\;k\Omega$, $V_S=\pm15\;V,\,A_V=+1$







TPC 26. Small Signal Response $R_L=2\;k\Omega$, $V_S=\pm5\;V,\;A_V=+1$

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

TPC 24. Negative Slew Rate $R_L = 2 \ k\Omega$, $V_S = \pm 15 \ V$, $A_V = +1$





APPLICATIONS

Circuit Protection

OP275 has been designed with inherent short-circuit protection to ground. An internal 30 Ω resistor, in series with the output, limits the output current at room temperature to I_{SC} + = 40 mA and I_{SC} - = -90 mA, typically, with ±15 V supplies.

However, shorts to either supply may destroy the device when excessive voltages or currents are applied. If it is possible for a user to short an output to a supply for safe operation, the output current of the OP275 should be design-limited to ± 30 mA, as shown in Figure 1.

Total Harmonic Distortion

Total Harmonic Distortion + Noise (THD + N) of the OP275 is well below 0.001% with any load down to 600 Ω . However, this is dependent upon the peak output swing. In Figure 2, the THD + Noise with 3 V rms output is below 0.001%. In Figure 3, THD + Noise is below 0.001% for the 10 k Ω and 2 k Ω loads but increases to above 0.1% for the 600 Ω load condition. This is a result of the output swing capability of the OP275. Notice the results in Figure 4, showing THD versus V_{IN} (V rms). This figure shows that the THD + Noise remains very low until the output reaches 9.5 V rms. This performance is similar to competitive products.




Figure 1. Recommended Output Short-Circuit Protection




Figure 2. THD + Noise vs. Frequency vs. R_{LOAD}




Figure 3. THD + Noise vs. R_{LOAD}; V_{IN} =10 V rms

勝特力	材料	886-3-5753170
胜特力电	子(上海)	86-21-54151736
胜特力电	子(深圳)	86-755-8329878
		100y. com. tw




Figure 4. Headroom, THD + Noise vs. Output Amplitude (V rms); $R_{LOAD} = 600 \Omega$, $V_{SUP} = \pm 18 V$

The output of the OP275 is designed to maintain low harmonic distortion while driving 600 Ω loads. However, driving 600 Ω loads with very high output swings results in higher distortion if clipping occurs. A common example of this is in attempting to drive 10 V rms into any load with ±15 V supplies. Clipping will occur and distortion will be very high. To attain low harmonic distortion with large output swings, supply voltages may be increased. Figure 5 shows the performance of the OP275 driving 600 Ω loads with supply voltages varying from ±18 V to ±20 V. Notice that with ±18 V supplies the distortion is fairly high, while with ±20 V supplies it is a very low 0.0007%.




Figure 5. THD + Noise vs. Supply Voltage

Noise

The voltage noise density of the OP275 is below 7 nV/ $\sqrt{\text{Hz}}$ from 30 Hz. This enables low noise designs to have good performance throughout the full audio range. Figure 6 shows a typical OP275 with a 1/f corner at 2.24 Hz.




Figure 6. 1/f Noise Corner, $V_S = \pm 15 V$, $A_V = 1000$

-7-

勝特力材料	886-3-5753170
胜特力电子(上海)	86-21-54151736
胜特力电子(深圳)	86-755-83298787
Http://www.	100y. com. tw

Noise Testing

OP275

For audio applications, the noise density is usually the most important noise parameter. For characterization, the OP275 is tested using an Audio Precision, System One. The input signal to the Audio Precision must be amplified enough to measure it accurately. For the OP275, the noise is gained by approximately 1020 using the circuit shown in Figure 7. Any readings on the Audio Precision must then be divided by the gain. In implementing this test fixture, good supply bypassing is essential.




Figure 7. Noise Test Fixture

Input Overcurrent Protection

The maximum input differential voltage that can be applied to the OP275 is determined by a pair of internal Zener diodes connected across its inputs. They limit the maximum differential input voltage to ± 7.5 V. This is to prevent emitter-base junction breakdown from occurring in the input stage of the OP275 when very large differential voltages are applied. However, to preserve the OP275's low input noise voltage, internal resistances in series with the inputs were not used to limit the current in the clamp diodes. In small signal applications, this is not an issue; however, in applications where large differential voltages can be inadvertently applied to the device, large transient currents can flow through these diodes. Although these diodes have been designed to carry a current of ± 5 mA, external resistors as shown in Figure 8 should be used in the event that the OP275's differential voltage were to exceed ± 7.5 V.




Figure 8. Input Overcurrent Protection

Output Voltage Phase Reversal

Since the OP275's input stage combines bipolar transistors for low noise and p-channel JFETs for high speed performance, the output voltage of the OP275 may exhibit phase reversal if either of its inputs exceeds its negative common-mode input voltage. This might occur in very severe industrial applications where a sensor or system fault might apply very large voltages on the inputs of the OP275. Even though the input voltage range of the OP275 is ± 10.5 V, an input voltage of approximately -13.5 V will cause output voltage phase reversal. In inverting amplifier configurations, the OP275's internal 7.5 V input clamping diodes will prevent phase reversal; however, they will not prevent this effect from occurring in noninverting applications. For these applications, the fix is a simple one and is illustrated in Figure 9. A 3.92 k Ω resistor in series with the noninverting input of the OP275 cures the problem.




Figure 9. Output Voltage Phase Reversal Fix

Overload or Overdrive Recovery

Overload or overdrive recovery time of an operational amplifier is the time required for the output voltage to recover to a rated output voltage from a saturated condition. This recovery time is important in applications where the amplifier must recover quickly after a large abnormal transient event. The circuit shown in Figure 10 was used to evaluate the OP275's overload recovery time. The OP275 takes approximately 1.2 ms to recover to $V_{OUT} =$ +10 V and approximately 1.5 µs to recover to $V_{OUT} =$ -10 V.




Figure 10. Overload Recovery Time Test Circuit

Measuring Settling Time

The design of OP275 combines a high slew rate and a wide gain bandwidth product to produce a fast settling ($t_S < 1 \mu s$) amplifier for 8- and 12-bit applications. The test circuit designed to measure the settling time of the OP275 is shown in Figure 11. This test method has advantages over false-sum node techniques in that the actual output of the amplifier is measured, instead of an error voltage at the sum node. Common-mode settling effects are exercised in this circuit in addition to the slew rate and bandwidth effects measured by the false-sum node method. Of course, a reasonably flat-top pulse is required as the stimulus.

The output waveform of the OP275 under test is clamped by Schottky diodes and buffered by the JFET source follower. The signal is amplified by a factor of 10 by the OP260 and then Schottky-clamped at the output to prevent overloading the oscilloscope's input amplifier. The OP41 is configured as a fast integrator, which provides overall dc offset nulling.

High Speed Operation

As with most high speed amplifiers, care should be taken with supply decoupling, lead dress, and component placement. Recommended circuit configurations for inverting and noninverting applications are shown in Figures 12 and 13.




Figure 11. OP275's Settling Time Test Fixture







Figure 12. Unity Gain Follower





In inverting and noninverting applications, the feedback resistance forms a pole with the source resistance and capacitance (R_S and C_S) and the OP275's input capacitance (C_{IN}), as shown in Figure 14. With R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor, C_{FB} , in parallel and R_{FB} eliminates this problem. By setting R_S ($C_S + C_{IN}$) = $R_{FB}C_{FB}$, the effect of the feedback pole is completely removed.



OP275

Figure 14. Compensating the Feedback Pole

Attention to Source Impedances Minimizes Distortion Since the OP275 is a very low distortion amplifier, careful attention should be given to source impedances seen by both inputs. As with many FET-type amplifiers, the p-channel JFETs in the OP275's input stage exhibit a gate-to-source capacitance that varies with the applied input voltage. In an inverting configuration, the inverting input is held at a virtual ground and, as such, does not vary with input voltage. Thus, since the gate-to-source voltage is constant, there is no distortion due to input capacitance modulation. In noninverting applications, however, the gate-to-source voltage is not constant. The resulting capacitance modulation can cause distortion above 1 kHz if the input impedance is greater than 2 k Ω and unbalanced.




Figure 15. Balanced Input Impedance to Minimize Distortion in Noninverting Amplifier Circuits

Figure 15 shows some guidelines for maximizing the distortion performance of the OP275 in noninverting applications. The best way to prevent unwanted distortion is to ensure that the parallel combination of the feedback and gain setting resistors (R_F and R_G) is less than 2 k Ω . Keeping the values of these resistors small has the added benefits of reducing the thermal noise of the circuit

勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

and dc offset errors. If the parallel combination of R_F and R_G is larger than 2 k Ω , then an additional resistor, R_S , should be used in series with the noninverting input. The value of R_S is determined by the parallel combination of R_F and R_G to maintain the low distortion performance of the OP275.

Driving Capacitive Loads

The OP275 was designed to drive both resistive loads to 600Ω and capacitive loads of over 1000 pF and maintain stability. While there is a degradation in bandwidth when driving capacitive loads, the designer need not worry about device stability. The graph in Figure 16 shows the 0 dB bandwidth of the OP275 with capacitive loads from 10 pF to 1000 pF.




Figure 16. Bandwidth vs. CLOAD

High Speed, Low Noise Differential Line Driver

The circuit in Figure 17 is a unique line driver widely used in industrial applications. With ± 18 V supplies, the line driver can deliver a differential signal of 30 V p-p into a 2.5 k Ω load. The high slew rate and wide bandwidth of the OP275 combine to yield a full power bandwidth of 130 kHz while the low noise front end produces a referred-to-input noise voltage spectral density of 10 nV/ $\sqrt{\text{Hz}}$.






Figure 17. High Speed, Low Noise Differential Line Driver

The design is a transformerless, balanced transmission system where output common-mode rejection of noise is of paramount importance. Like the transformer based design, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. Other circuit gains can be set according to the equation in the diagram. This allows the design to be easily set to noninverting, inverting, or differential operation.

A 3-Pole, 40 kHz Low-Pass Filter

The closely matched and uniform ac characteristics of the OP275 make it ideal for use in GIC (Generalized Impedance Converter) and FDNR (Frequency-Dependent Negative Resistor) filter applications. The circuit in Figure 18 illustrates a linear-phase, 3-pole, 40 kHz low-pass filter using an OP275 as an inductance simulator (gyrator). The circuit uses one OP275 (A2 and A3) for the FDNR and one OP275 (A1 and A4) as an input buffer and bias current source for A3. Amplifier A4 is configured in a gain of 2 to set the pass band magnitude response to 0 dB. The benefits of this filter topology over classical approaches are that the op amp used in the FDNR is not in the signal path and that the filter's performance is relatively insensitive to component variations. Also, the configuration is such that large signal levels can be handled without overloading any of the filter's internal nodes. As shown in Figure 19, the OP275's symmetric slew rate and low distortion produce a clean, well behaved transient response.








Figure 19. Low-Pass Filter Transient Response

			勝胆	特力材料8 特力电子(上海)8	386-3-5753170 36-21-54151736	C.M						
	N.10	04.0	CON 胆	:特力电子(深圳) 8 Http://www.1	86-755-83298787 100y. com. tw	IN	1		WWW.100	N.COM.	0P275	
OP275 *	SPIC	CE Mo	del	TW W	WW.100Y.CO	* POLE	:/ZEF	RO P.	AIR AT 1.5 MH:	z/2.7 MHz		
* Node	e ass	signme		erting input		* R8 R9	21 21	98 22	1E-3 1.25E-3			
r t 📢				verting input		R9 C4	21	22 98	1.25E-3 47.2E-12			
ŧ			у л н СС	positive suppl	ly	G2	98	21	18 28	1E-3		
ł 1				negative	supply	*						
*				outp	ut WWW	* POLE	AT	100	MHz			
** .SUBCI	ለ ሆ	0275	1 2	99 50 34		* R10 23	98	1				
. SUBCI	XI 01	215	<100°	55 50 51		C5	23	1 98	1.59E-9			
• INPU	UT ST	AGE	& POLE AT	F 100 MHz		G3	98	23	21 28	1 100		
*		-15	W.W			*	202	1	N N			
23	5	51	2.188			* POLE	AT	100	MHz			
R4 CIN	6 1	51 2	2.188 3.7E-12			* R11 24	98	1.				
CM1	1	∠ 98	3.7E-12 7.5E-12			C6	24	1 98	1.59E-9			
CM2	2	98	7.5E-12			G4	98	24	23 28	1		
22	5	6	364E-12			*						
I1	97	4	100E-3				ION-M	IODE	GAIN NETWORK	WITH ZERO	AT	
IOS	1	2	1E-9	1001.001	IN W.	1 kHz						
EOS	9	3	POLY(1)		5E-3 1	*	26	1 176				
Q1 Q2	5 6	2 9	7 8	QX QX		R12 25 C7 25			158-12			
2∠ R5	о 7	9 4	° 1.672	QA ON ON		R13 26			126-12			
R6	8	4	1.672			E2	25	98	POLY(2) 1 9	98 2 9	08 0 2	.50
D1	2	36	DZ			2.50	N.1	00 -	COM		all'w	-1 C
D2	1	36	DZ			*						
EN	3	1	10	0 1		* POLE	AT	100	MHz			
GN1	0	2	13	0 1E-3		*		10				
GN2 *	0	1	16	0 1E-3		R14 27			TOP O-1			
* EREF	98	0	28	0 1		C8 G5	27 98	98 27	1.59E-9 24 28	1		
EREF EP	98 97	0	28 99			*	90	<u>ب</u> حما	104TL ON	\mathcal{I}^{+}		
EM	51	0	50	0 1		* OUTP	UT S	STAG	E MY.CO			
*			- 25			*			N.In. COn			
	TAGE	NOIS	E SOURCE			R15	28	99 50	100E3			
* DN1	35	10	DEN			R16 C9	28 28	50 50	100E3 1E-6			
DN1 DN2	35 10	10 11	DEN DEN	WWW.		ISY	28 99	50	1.85E-3			
VN1	35	0	DEN	2		R17	29	99	100			
VN2	0	11	DC	2		R18	29	50	100			
*						L2	29	34	1E-9			
	RENT	NOIS	E SOURCE			G6	32	50	27 29			
* כזורם	10	1 0	T) T NT			G7	33	50	29 27	10E-3		
DN3 DN4	12 13	13 14	DIN DIN			G8 G9	29 50	99 29	99 27 27 50	10E-3 10E-3		
VN3	12	14 0	DIN DC	2		V4	30	29 29	1.3			
VN4	0	14	DC	2		V5	29	31	3.8			
*				V		F1	29	0	V4 1	001.COM		
	RENT	NOIS	E SOURCE			F2	0	29	V5 1			
*	· _	-				D5	27	30	DX			
DN5 DN6	15 16	16 17	DIN			D6 D7	31 99	27	DX VX			
DN6 VN5	16 15	17 0	DIN DC	2		D7 D8	99 99	32 33	DX DX			
VN6	15	0 17	DC DC	2		D8	99 50	33 32	DX DY			
*	C	± ,	50	2		D10	50	33	DY			
	N STA	AGE &	DOMINAN	I POLE AT 32 Hz		*						
* D7	7.0	~ ^	- 00FC			* MODE	LS U	JSED				
R7	18 10	98	1.09E6				ov					
C3 G1	18 98	98 18	4.55E-9 5	6 4.57E-1		.MODEL			PNP(BF=5E5) D(IS=1E-12)			
V2	98 97	18 19	5 1.35	р н.р.т		.MODEL			D(IS=1E-12) D(IS=1E-15 BV	(=50)		
V2 V3	20	51	1.35			.MODEL			D(IS=1E-15 BV			
D3	18	19	DX			.MODEL			D(IS=1E-12 RS		=1.95E-15	
D4	20	18	DX			AF=1)						
						.MODEL	. DTN	J	D(IS=1E-12 RS	-268 KE-1	000 15 NE-1	L)


勝特力材料 886-3-5753170 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

OUTLINE DIMENSIONS

8-Lead Standard Small Outline Package [SOIC]

(S Suffix) (R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Plastic Dual-in-Line Package [PDIP] (P Suffix)

(N-8)



COMPLIANT TO JEDEC STANDARDS MO-095AA CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

REFERENCE ONL	Y AND ARE NOT APPROPRIATE FOR USE IN DESIGN	
Revision History		
Location	WW TONI 100Y. COMTIN	Page
2/04—Data Sheet changed from REV. B to REV. C.		
Changes to ABSOLUTE MAXIMUM RATINGS .		
Changes to ORDERING GUIDE		
Updated OUTLINE DIMENSIONS		
1/03—Data Sheet changed from REV. A to REV. B.		
Deleted WAFER TEST LIMITS		
Edits to ABSOLUTE MAXIMUM RATINGS		
Edits to ORDERING GUIDE		
Deleted DICE CHARACTERISTICS		
Updated OUTLINE DIMENSIONS		

-12-