

Data Sheet

October 4, 2004

FN7163.2


Triple 2:1 300MHz Mux-Amp $A_V = 2$

The EL4332 is a triple very high speed 2:1 Multiplexer-Amplifier. It is intended primarily for component video multiplexing and is especially suited for pixel switching. The amplifiers have their gain set to 2 internally, which reduces the need for many external components. The gain-of-2 facilitates driving back terminated cables. All three amplifiers are switched simultaneously from their A to B inputs by the TTL/CMOS compatible, common A/B control pin.

A -3dB bandwidth of 300MHz together with 3ns multiplexing time enable the full performance of the fastest component video systems to be realized.

The EL4332 runs from standard \pm 5V supplies, and is available in the narrow 16-pin small outline package.

Pinout



Features

- 3ns A-B switching
- 300MHz bandwidth
- Fixed gain of 2, for cable driving
- > 650V/µs slew rate
- TTL/CMOS compatible switch
- Pb-free available

Applications

- RGB multiplexing
- Picture-in-picture
- Cable driving
- HDTV processing
- 胜特力电子(上海) 86-21-54151736 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

力材料 886-3-5753170

- Switched gain amplifiers
- ADC input multiplexer

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #
EL4332CS	16-Pin SO (0.150")	.vory.C	MDP0027
EL4332CS-T7	16-Pin SO (0.150")	7"	MDP0027
EL4332CS-T13	16-Pin SO (0.150")	13"	MDP0027
EL4332CSZ (Note)	16-Pin SO (0.150") (Pb-Free)	V.100	MDP0027
EL4332CSZ-T7 (Note)	16-Pin SO (0.150") (Pb-Free)	7"	MDP0027
EL4332CSZ-T13 (Note)	16-Pin SO (0.150") (Pb-Free)	13"	MDP0027

特

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

Demo Board

A demo PCB is available for this product.

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002-2004. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners.

Absolute Maximum Ratings (T_A = 25°C)

V _{CC} to V _{FF}	Input Current, Any Input 5mA
V _{CC} to any GND12V	Power Dissipation See Curves
V _{EE} to any GND12V	Ambient Operating Temperature40°C to 85°C
Continuous Output Current 45mA	Junction Temperature
Any Input V _{EE} -0.3V to V _{CC} +0.3V	Storage Temperature

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
Vos	Input Referred Offset Voltage	WWW	8	20	mV
dV _{OS}	Input Referred Offset Voltage Delta (Note 1)	WW	2	8	mV
R _{IN}	Input Resistance	N WW	30	WT.	kΩ
I _B	Input Bias Current		-7	-30	μA
dl _B	Input Bias Current Delta (Note 1)		0.5	4.0	μA
Av	Gain	1.94	2.00	2.06	V/V
dA _V	Gain Delta (Note 1)	1.1	0.5	2.5	%
C _{IN}	Input Capacitance	NT.IN	3.3	Mon. YOU	pF
PSRR	Power Supply Rejection Ratio	50	70	100Y.CO	dB
Vo	Output Voltage Swing into 500Ω load	±2.7	±3.6	1007.00	V
	Output Voltage Swing into 150Ω load	WT	+3/-2.7	V.CC	V
OUT	Current Output, Measured with 75Ω Load (Note 2)	30	40	N. YooN.C	mA
Xtalk _{AB}	Crosstalk from Non-selected Input (at DC)	-70	-100	W.Inv	dB
Xtalk _{CH-CH}	Crosstalk from one Amplifier to another Amplifier	-70	-100	WW.IO	dB
V _{IH}	Input Logic High Level	2.0		WW.100	- COV
V _{IL}	Input Logic Low Level	T.M.O		0.8	V
IL	Logic Low Input Current (V _{IN} = 0V)	-0.3	-40	-80	μA
Ін	Logic High Input Current (V _{IN} = 0V)	-3	0	3	μA
S	Total Supply Current	38	48	60	mA

DC Electrical Specifications $V_{CC} = +5V$, $V_{EE} = -5V$, Temperature = 25°C, $R_L = \infty$

NOTES:	
1. Each channel's A-input to its B-input.	
2. There is no short circuit protection on any output.	
WWW.LOOM.COM	WWW. 100Y.COM
AC Electrical Specifications $V_{CC} = +5V, V_{EE} =$	-5V, Temperature = 25°C, $R_L = 150\Omega$, $C_L = 3pF$.

AC Electrical Sp	ecifications V _{CC} = +5V, V _{EE} = -5V, Temperature = 25°C	$C, R_{L} = 150\Omega, C_{L}$	= 3pF.		
PARAMETER	DESCRIPTION	MIN	ТҮР	МАХ	UNITS
BW	-3dB Bandwidth	NN.1001	300		MHz
BW 0.1dB	±0.1dB Bandwidth	W.100x.	105	-1	MHz
DG	Differential Gain at 3.58MHz	100	0.04		%
DP	Differential Phase at 3.58MHz	100	0.08	L.M	0
Pkg	Peaking with Nominal Load	WWWW	0.2	TN	dB
SR	Slew Rate (4V Square Wave, Measured 25%–75%)	WWW.	650		V/µs

2


PARAM	IETER	DESCRIPTION	MIN	ТҮР	MAX	UNITS
ts		Settling Time to 0.1% of Final Value	001.00	13		ns
T _{SW}		Time to Switch Inputs	100Y.COT	3		ns
OS	N	Overshoot, V _{OUT} = 4V _{P-P}	· CO	8		%
I _{SO} ab	10M	Input to Input Isolation at 10MHz	N. IVS NY.CO	60		dB
	100M	Input to Input Isolation at 100MHz	11.100	40		dB
I _{SO} ch-ch	10M	Channel to Channel Isolation at 10MHz	W.100	61	N	dB
	100M	Channel to Channel Isolation at 100MHz	W.100 1	50	-1	dB

AC Electrical Specifications $V_{CC} = +5V$, $V_{EE} = -5V$, Temperature = 25° C, $R_1 = 150\Omega$, $C_1 = 3pF$, (Continued)

Pin Descriptions

PIN NAME	FUNCTION
A1, A2, A3	"A" inputs to amplifiers 1, 2 and 3 respectively.
B1, B2, B3	"B" inputs to amplifiers 1, 2 and 3 respectively.
GND1, GND2, GND3	These are the individual ground pins for each channel.
Out1, Out2, Out3	Amplifier outputs. Note: there is no short circuit protection on any output.
V _{CC}	Positive power supply. Typically +5V.
VEE	Negative power supply. Typically -5V.
A/B	Common input select pin, a logic high selects the "A" inputs, logic low selects the "B" inputs. CMOS/TTL compatible.

Burn In Schematic WWW.100Y.COM.TW WWW.I



N.COM.TW

WWW.100Y.COM.TW

EL4332

WWW

WWW.100Y.CO






FIGURE 1. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 3. SWITCHING TO GROUND FROM A LARGE SIGNAL UNCORRELATED SINE WAVE




FIGURE 5. SWITCHING TO GROUND FROM A SMALL SIGNAL UNCORRELATED SINE WAVE







FIGURE 7. SWITCHING GLITCH (INPUTS AT GROUND) OM.TW







100Y.COM.TW FIGURE 4. SWITCHING FROM GROUND TO A LARGE SIGNAL UNCORRELATED SINE WAVE



WWW.100Y.C FIGURE 6. SWITCHING FROM GROUND TO A SMALL SIGNAL UNCORRELATED SINE WAVE








FIGURE 8. SWITCHING FROM A FAMILY OF DC LEVELS TO GROUND NWW.100Y


v.com.tw































FIGURE 12. GAIN vs FREQUENCY OM.TW



WWW.100Y.COM.TW WWW.I

WWW.100Y.COM.TW



Typical Performance Curves (Continued)


WWW.

WWW.100Y.CO

L.COM.TW

v.com.tw












FIGURE 17. A-INPUT TO B-INPUT ISOLATION









Typical Performance Curves (Continued)












WW.100Y.COM.TW NWW.100Y.COM.TW WWW.100Y.COM.











WWW.100Y.COM.TW

WWW.

<u>v.</u>com.tw

7





LCOM.TW

TW.100Y.COM.TW






FIGURE 24. POWER DISSIPATION vs AMBIENT TEMPERATURE



WWW.100Y.C FIGURE 21. SLEW RATE vs SUPPLY VOLTAGE



Typical Performance Curves (Continued)






FIGURE 22. SLEW RATE vs DIE TEMPERATURE

JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD 1.2 - SO16 (0, 750, ... DISSIPATION (W) 1.136W 1 019 110°CIN 0.8 0.6 0.4 POWER 0.2 0 125 0 25 50 75 85 100 150

AMBIENT TEMPERATURE (°C)

WWW.100Y.COM.TW

WWW.100Y.COM.TW

EL4332 WWW.100Y.CO

WWW

WWW.100Y.COM




FIGURE 26. TYPICAL CONNECTION FOR A 2:1 COMPONENT VIDEO MULTIPLEXER

Applications Information

Figure 26 shows a typical use for the EL4332. The circuit is a component video (R,G, B or Y,U,V) multiplexer. Since the gain of the internal amplifiers has been set to 2, the only extra components needed are the supply decoupling capacitors and the back terminating resistors, if transmission lines are to be driven. The EL4332 can drive backmatched 50Ω or 75Ω loads.

Grounds

It will be noticed that each mux-amp channel has its own separate ground pin. These ground pins have been kept separate to keep the channel separation inside the chip as large as possible. The feedback resistors use these ground pins as their reference. The resistors total 400Ω , so there is a significant signal current flowing from these pins to ground.

The ground pins should all be connected together, to a ground plane underneath the chip. 1 oz. copper for the ground plane is highly recommended.

8

Further notes and recommended practices for high speed printed circuit board layout can be found in the tutorials in the Elantec databooks.

Supplies

Supply bypassing should be as physically near the power pins as possible. Chip capacitors should be used to minimize lead inductance. Note that larger values of capacitor tend to have larger internal inductances. So when designing for 3 transmission lines or similar moderate loads, a 0.1μ F ceramic capacitor right next to the power pin in parallel with a 22µF tantalum capacitor placed as close to the 0.1μ F is recommended. For lighter loadings, or if not all the channels are being used, a single 4.7μ F capacitor has been found quite adequate.

Note that component video signals do tend to have a high level of signal correlation. This is especially true if the video signal has been derived from 3 synchronously clocked DACs. This corresponds to all three channels drawing large slew currents simultaneously from the supplies. Thus, proper bypassing is critical. WWW.100Y.CO

WWW.100Y.COM.TW

Logic Inputs

The A/B select, logic input, is internally referenced to ground. It is set at 2 diode drops above ground, to give a threshold of about 1.4V (see Figure 27). The PNP input transistor requires that the driving gate be able to sink current, typically < 30µA, for a logic "low". If left to float, it will be a logic "high".





FIGURE 27. SIMPLIFIED LOGIC INPUT STAGE

The input PNP transistors have sufficient gain that a simple level shift circuit (see Figure 28) can be used to provide a simple interface with Emitter Coupled Logic. Typically, WWW.100Y.COM.TW 200mV is enough to switch from a solid logic "low" to a "high."



FOR ECL LOGIC LEVELS

The capacitor C_{FF} is only in the network to prevent the A/B pin's capacitance from slowing the control signal. The network shown level shifts the ECL levels, -0.7V to -1.5V to +1.6V and +1.1V respectively. The terminating resistor, RTT, is required since the open emitter of the ECL gate can not sink current. If a -2V rail is not being used, a 220Ω to 330Ω resistor to the -5.2V rail would have the same effect.

9

W.100Y.CC

W.100Y.COM.TW

Expanding the Multiplexer

In Figure 29, a 3:1 multiplexer circuit is shown. The expansion to more inputs is very straight forward. Since the EL4332 has a fixed gain of 2, interstage attenuators may be required as shown in Figure 28. The truth table for the 3:1 multiplexer select lines is:

TADLEA

	IABLE 1.		
x	Y	MUX OUTPUT	
0	0	R3, G3, B3	
0	1	R2, G2, B2	
1	X	R1, G1, B1	

When interstage attenuators are used, the values should be kept down in the region of 50Ω – 300Ω . This is to prevent a combination of circuit board stray capacitance and the EL4332's input capacitance forming a significant pole. For example, if instead of 100Ω as shown, resistors of $1k\Omega$ had been used, and assuming 3pF of stray and 3pF of input capacitance, a pole would be formed at about 53MHz.

WWW.100Y.COM.TW




FIGURE 29. TYPICAL CONNECTION FOR A 3:1 COMPONENT VIDEO MULTIPLEXER

W.100X.COM.TW

W.100Y.C

A Bandwidth Selectable Circuit

In Figure 30, a circuit is shown that allows three signals to be either low pass filtered or full bandwidth.

This could be useful where an input signal is frequently noisy. The component values shown give a Butterworth LPF response, with a -3dB frequency of 50MHz. Note again, the resistor values are low, so that stray capacitance does not affect the desired cut-off frequency.

WWW.100Y.COM.TW




FIGURE 30. SWITCHED 50MHz LOW PASS FILTER FOR HIGH/LOW RESOLUTION MONITORS WWW.100Y.COM.TW

COM.TW

W.100X.COM.TW

W.100Y.CO

WWW

WWW.100Y.CO

EL4332 Macromodel

* EL4332 Macromodel

* Revision A, April 1996

100Y.CO

*Applications Hints. The EL4332 has two V_{CC} pins, one V_{EE} pin, and three ground *pins. The V_{CC} pins (pins 14 and 15 are internally shorted terrs the state of the state *but the ground pins (GND1, GND2, and GND3 (nodes 2, 7, and 10, respectively) *must be connected to ground (node 0) using a lo 6W resists. * nodes 2, 7, and 10 may be connected to ground through a 25Ω resistor in parallel * with a 4nH inductor to simulate package and PCB parasities WWW.100Y.COM * Connections: OUT1 GND1 A1 -16 B1 OUT2 100 B2 Т * T A2 Ψ GND2 T d. * N 001 L d. * 100 7 1 2 3 4 5 6 8 * OUT3 * GND3 * **B**3 * A3 < 1* V_{EE} 1 S.N * 100 ч Ŧ Vcc * Vcc Л * A/B M * ł 1 00 * 9 10 11 12 13 14 15 16 ************* A B Switch **************** Rshort 14 15 le-12 rshort1 15 0 100 Meg Isw 14 110 1.5 mA vref 111 0 1.6V q1 101 16 110 qp q2 102 111 110 qp R1 101 13 500 R2 102 13 500 Rd1 107 0 100 Esw 107 0 table {v(102, 101)*100} (0,0) (1,1) q131 103 3 112 qp q141 104 114 113 qp q151 105 4 115 qp q161 106 117 116 qp la11 14 112 1 mA la21 14 113 1 mA lb11 14 115 1 mA lb21 14 116 1 mA Rga1 112 113 275 WWW.100Y.COM.TW Rgb1 115 116 275 WW.100Y.COM R31 103 13 275 R41 104 13 275 LCOM.TW

WW.100Y.CO

TW.100Y.COM.TW

LCOM.TW

W.100Y.COM.TW

* Compensation Section

ga2 0 234 208 0 1m rh2 234 0 5 Meg cc2 234 0 0.6 pF

rdiff2 208 0 1K

*Output Stage

i011 15 150 1.0 mA i021 151 13 1.0 mA q71 13 143 150 qp q81 15 143 151 qn

ep1 141 0 134 0 1.0 rpa1 141 142 200 cpa1 142 0 0.75 pF rpb1 142 143 200 cpb1 143 0 0.75 pF

*Poles

ga1 0 134 108 0 1m rh1 134 0 5 Meg cc1 134 0 0.6 pF

*Compensation Section

WWW.100Y.COM WWW.100Y.CO WWW R51 105 13 275 WWW.100Y.COM.TW R61 106 13 275 R71 1 114 400 pox.COM.TW R81 114 2 400 R911 117 400 R110 117 2 400 Ediff1 108 0 value {(v(104,103)*v(107))+(v(106,105)*(1-v(107)))} WWW.10 rdiff1 108 0 1K

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW

WWW.100Y.CO

W.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.COM.TW

```
* Poles
```

ep2 241 0 234 0 1.0 rpa2 241 242 200 cpa2 242 0 0.75 pF rpb2 242 243 200 cpb2 243 0 0.75 pF

*Output Stage

i0 12 15 250 1.0 mA i022 251 13 1.0 mA q271 13 243 250 qp q281 15 243 251 qn q291 15 250 252 qn q201 13 251 253 qp ros12 252 8 2 ros22 253 8 2

q331 303 12 312 qp q341 304 314 313 qp q351 305 11 315 qp q361 306 317 316 qp la13 14 312 1 mA la23 14 313 1 mA lb13 14 315 1 mA lb23 14 316 1 mA Rga3 312 313 275 Rgb3 315 316 275 R331 303 13 275 R341 304 13 275 R351 305 13 275 R361 306 13 275 R371 9 314 400 R381 314 10 400 R391 9 317 400 R310 317 10 400 WWW.100Y.COM.T Ediff3 308 0 value {(v(304,303)*(v(107))+(v(306,305)*(1-v(107)))} WWW.100Y.COM.TW rdiff3 308 0 1K

WWW.100Y.COM

* Compensation

ga3 0 334 308 01m rh3 334 0 5 Meg cc3 334 0 0.6 pF

* Poles

ep3 341 0 3340 1.0 rpa3 341 342 200 cpa3 342 0 0.75 pF rpb3 342 343 200 cpb3 343 0 0.75 pF

* Output Stage

i013 15 350 1.0 mA i023 351 13 1.0 mA q371 13 343 350 qp

LCOM.TW

TW.100Y.COM.TW

EL4332

WWW

WWW.100Y.CO

WWW.100Y.COM.TW

q381 15 343 351 qn q391 15 350 352 qn a301 13 351 353 ap ros13 352 9 2 ros23 353 9 2

* Power Supply Current

ips 15 13 22 mA

*Models

..... אַרְאָשְ אָשָ אָדָאָ אָדָאָן אָדָאָשָ אָדָאָאָיין אָדָאָ model qn npn(is=0.8e-18 bf=300 tf=0.01 ns). ends WWW.100Y.COM.TW WWW.100Y.COM.TW WWW.100Y.COM.T WWW.100

WW.100Y.CO

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

