Features

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw



Quad Comparator with Programmable Threshold

General Description

The MAX516 combines four low-power, programmablethreshold comparators on a single CMOS IC. Separate 8-bit digital-to-analog converters (DACs) drive the comparator inverting (-) inputs so that individual trip thresholds can be digitally set. All noninverting (+) comparator inputs are brought out as analog inputs (AINO-AIN3). Each comparator output swings high when its analog input exceeds its digitally set threshold. All four DACs share a common reference input to optimize matching and eliminate external trims.

Digital inputs and comparator outputs are compatible with TTL and CMOS logic. A separate logic supply (VCC) allows comparator output levels to be set independently of VDD. The MAX516 operates conveniently from a single supply with VDD tied to VCC. Commercial, extended, and military temperature ranges are provided in 24-pin narrow DIP and wide SO packages.

Applications

Window Comparators

Power-Supply Monitors

Alarm Limit Detectors

Battery Chargers

Automated Test Equipment

Process Control

4 Comparators and 4 DACs **Digitally Set Threshold**


- ♦ Monotonic Over Temperature
- **Parallel Microprocessor Interface**
- +5V to +15V Supply Operation

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSBs)
MAX516ACNG	0°C to +70°C	24 Narrow Plastic DIP	±1
MAX516BCNG	0°C to +70°C	24 Narrow Plastic DIP	±2
MAX516ACWG	0°C to +70°C	24 Wide SO	±1
MAX516BCWG	0°C to +70°C	24 Wide SO	±2
MAX516BC/D	0°C to +70°C	Dice*	±2
MAX516AENG	-40°C to +85°C	24 Narrow Plastic DIP	±1
MAX516BENG	-40°C to +85°C	24 Narrow Plastic DIP	±2
MAX516AEWG	-40°C to +85°C	24 Wide SO	±1
MAX516BEWG	-40°C to +85°C	24 Wide SO	±2
MAX516AMRG	-55°C to +125°C	24 Narrow CERDIP**	±1
MAX516BMRG	-55°C to +125°C	24 Narrow CERDIP**	±2
MAX516BMRG	-55°C to +125°C	24 Narrow CERDIP**	±2

^{*} Contact factory for dice specifications.

Functional Diagram



Pin Configuration



/VI/IXI/VI is a registered trademark of Maxim Integrated Products.

/U/IXI/U

Maxim Integrated Products 1

Contact factory for availability and processing to MIL-STD-883.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0.3V, +17V
VCC to GND	0.3V, V _{DD} + 0.3V
V _{DD} to V _{CC}	0.3V, +17V
Digital Input Voltage to GND	0.3V, V _{DD} + 0.3V
REF to GND	0.3V, V _{DD} + 0.3V
Comparator Input to GND	0.3V, V _{DD} + 0.3V
C0-C3 to GND (Note 1)	GND, Vcc + 0.3V
Continuous Current VCC or GND	12mA

Continuous Power Dissipation (TA = +70	°C)
Narrow Plastic DIP (derate 8.7mW/°C	
Wide SO (derate 11.8mW/°C above +	70°C)650mW
Narrow CERDIP (derate 12.5mW/°C at	bove +70°C)690mW
Operating Temperature Ranges:	
MAX516_C	0°C to +70°C
MAX516_E	40°C to +85°C
MAX516_MRG	55°C to +125°C
Store Temperature Range	65°C to +165°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: The outputs may be shorted to GND or VDD, provided the package's power dissipation is not exceeded.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VDD = VCC = +4.75V, REF = +1.25V or VDD = VCC = +16.5V, REF = +10V; GND = 0V; TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE	MINA	TINOY.CO.ITY	MAN	1001	VI.IV			
Resolution	N	M. TONY.CO. TW	MM	8	TIME	N	Bits	
Total I landicated Ever	TUE	MAX51	16A	Tooy.	COPY	±1	1.00	
Total Unadjusted Error	TUE	MAX51	16B	11.100	COM	±2	LSB	
Relative Accuracy	INL	MAX51	16A	W.100	COM	±0.5	LSB	
Helative Accuracy	IINL	MAX51	16B	W.100	- 001	±1	LSB	
Differential Nonlinearity	DNL	Guaranteed monotonic	W WI	10		±1	LSB	
Full-Scale Error	N	MAX51	16A	The same	ON.CC	±0.5	LSB	
Full-Scale Entit		MAX51	16B	MMI	.any.C	±1	LSB	
Full-Scale Temperature Coefficient	TW	V _{DD} = 15V, REF = 10V	DM. TW	MMM.	±5	COM	ppm/°C	
	TW	T _A = +25°C	MAYELGA	MANA	1007	±5	W	
Zero-Code Error	M. I	TA = TMIN to TMAX	N to TMAX		W.1-	±10	Z.W	
	W.T.	T _A = +25°C	MAX516B		±10		mV	
WW. 1007.C	WIM	TA = TMIN to TMAX	MAXSTOB		N.10	±15	MI	
Zero-Code Temperature Coefficient	OM.TW	M.W. 100	Y.COM.TW		±30	007.0	μV/°C	
REFERENCE INPUT (4.75V ≤ V _D	D ≤ 16.5V)	11.W.M	OM.I.	1	TIVIN	100	COM.	
Reference Input Range	REF	IN WY	TOO I. ON'ILA	1.25	V	DD -3.50	V	
Reference Input Resistance	RREF	Worst-case code	100Y.C M.T	3.0	4.5	N 100	kΩ	
Reference Input Capacitance	CREF	Worst-case code (Note 2)) 100Y.CO	CW.	100	250	pF	
COMPARATOR INPUT (4.75V ≤	V _{DD} ≤ 16.5V) WW	M. T. COM.	TV	W	144.	NY.CC	
Comparator Input Range	VAIN	M. I.	M.Ing COM	0	< X	V _{DD}	VC	
Comparator Input Bias Current	1007.0	TA = +25°C		1.7	50	300	- 47	
Comparator input bias current	IB C	TA = TMIN to TMAX	1007	W.T.W	100	400	nA	

WWW.1007.CO

WWW.100Y.COM.TW

WWW.100Y.COM.TW

ELECTRICAL CHARACTERISTICS (continued)

(VDD = VCC = +4.75V, REF = +1.25V or VDD = VCC = +16.5V, REF = +10V; GND = 0V; TA = TMIN to TMAX, unless otherwise noted.)


PARAMETER	SYMBOL	TIME	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS D0-D7, WR, CS, (4	.75 ≤ V _{DD} ≤	16.5V)	M MM 100	Y.Co.	IN		
Input High Voltage	VINH	COMP	W WWW.	2.4	TVV		٧
Input Low Voltage	VINL	COMP.	TIWW.IO	A COM		8.0	٧
Input Leakage Current	lin	VIN = 0V	or V _{DD}	CO	M.	±1	μΑ
Input Conscitones	Ci.100	(Note 2)	All except MAX516_MRG	1001.	MT	10	
Input Capacitance	CIN	(Note 2)	MAX516_MRG	1001	~117	15	рF
DIGITAL OUTPUTS C0-C3 (VCC = 5	V) (ov.CO	WWW WWW	· any.C	Or .	TW	
Output High Voltage	Voн	ISOURCE	= 200µA	Vcc - 1	CO_{M_2}	W	٧
Output Low Voltage	VoL	ISINK = 1	.6mA	W.100	- COI	0.4	٧
DYNAMIC PERFORMANCE (1.25V ≤	REF ≤ V _{DD}	- 3.5V, 0V	' ≤ AIN < V _{DD} -2V)	100		Will	
Digital Input to Comparator Out Delay	tDCO	(Note 3)	CO THE W	100	0.8	2.0	μs
Analog Input to Comparator Out Delay	tACO	(Note 4)	V.COM-	MAN	0.8	1.5	μs
TIMING CHARACTERISTICS		M. Too	COM	MAN		ON.	
CS to WR Setup Time	tcs	W.10	ON'I'	0	100	COM.	ns
CS to WR Hold Time	tch	1	OOY. WITH	0	700,	T.MOD	ns
Address to WR Setup Time	tas	MAG	TON CONTRACTOR	50	30	TIME	ns
Address to WR Hold Time	tah	WWW	CON CON	5	0	V.Co.	ns
Data Valid to WR Setup Time	tos	- NV	I.Ing COM.	50	30	ON COME.	ns
Data Valid after WR Hold Time	toH		N.100 J. COM: 1	5	0	CON	ns
WRITE Pulse Width	twR	1/1/4	M.TW	120	50	1001.	ns
POWER SUPPLIES	W	WV	M. TAN	V	MA	100Y.	TI
V _{DD} Range	VDD	×XI	M.M. In CO. CO. M.	4.75	MW	16.5	٧
V _{CC} Range	Vcc		MAN TOO COMP.	4.75	TIN.	V _{DD} + 0.30	V
Positive Supply Current	IDD	Logic inp	outs < VIL or > VIH		NA.	10	mA
Logic Supply	Icc		MM 1001.		All	10	μΑ


Note 2: Guaranteed by design. Not production tested.


Note 3: V_{DD} = 5.00V, differential comparator input voltage changes by 1.25V with 5mV overdrive. V_{IN} must be 3.5V less than V_{DD}, or longer propagation delays will result.

Note 4: Not tested, but guaranteed by correlation to tDCO.

Typical Operating Characteristics







Pin Description

PIN	NAME	FUNCTION	
1, 2	C1, C0	Comparator Outputs	
3	Vcc	Comparator Output Supply	
4, 5	AIN1, AIN0	Comparator Analog Inputs	
6	GND	Ground	
7	CS	CHIP SELECT	
8	WR	WRITE	
9, 10	A1, A0	DAC Address Inputs	
11-18	D7-D0	DAC Data Inputs, 8 bits	
19	REF	Reference Input	
20, 21	AIN3, AIN2	Comparator Analog Inputs	
22	O V _{DD}	Positive Supply Voltage	
23, 24	C3, C2	Comparator Outputs	

Detailed Description

WWW.100Y.COM.TW

The MAX516 contains four analog comparators and four matched 8-bit digital-to-analog converters (DACs). The voltage output of each DAC is expressed in the equation:

VDAC = REF x N/256,

where N is the numerical equivalent of the 8-bit DAC input code (D0-D7). N ranges from 0 to 255 and may be set to a different level for each DAC (Table 1). The DAC output, VDAC, does not appear on an output pin of the MAX516 but is instead compared to an analog input signal by one of four internal comparators (see *Functional Diagram*). A comparator output is high when AIN is more positive than the comparator's digitally set threshold.

Table 1. Comparator Threshold vs. DAC Input Code

DAC (CODE COMPARATOR THRESHO		
1111	1111	+REF $\left(\frac{255}{256}\right)$	
1000	0001	+REF $\left(\frac{129}{256}\right)$	
1000	0000	$+REF\left(\frac{128}{256}\right) = +\frac{REF}{2}$	
0111	1111	+REF $\left(\frac{127}{256}\right)$	
0000	0001	$+REF\left(\frac{1}{256}\right)$	
0000	0000	VO OV	

NOTE: 1LSB = (REF) (2^{-8}) = +REF $\left(\frac{1}{256}\right)$

Reference Input

Comparator trip thresholds vary digitally between 0V and 1LSB below REF. All DACs share the same reference input.

The input impedance of REF is code dependent. The lowest impedance, typically $2k\Omega$, occurs when 0101 0101 (HEX 55) is loaded into D0-D7 on all four DACs. When 0000 0000 is loaded into all DACs, REF appears as an open circuit. Because the input resistance at REF is code dependent, the reference source should have an output impedance of no more than 4Ω to maintain linearity. Input capacitance at REF is also code dependent and typically varies between 100pF and 250pF.

Comparator Inputs

The "+" input of each comparator is brought out to AIN0-AIN3. Comparator input bias current is typically 100nA. Analog source resistances below $1.25k\Omega$ generate less than $250\mu V$ of bias-current induced comparator offset error.

Digital Interface

The digital inputs (D0-D7, \overline{CS} , \overline{WR}) are both TTL and 5V CMOS logic compatible; however, the power-supply current, IDD, depends on input logic levels. Supply currents will be highest with TTL levels (tested limits are with worst-case logic levels). Supply current is reduced when digital inputs are driven near GND and above 4V.

Address lines A0 and A1 select which DAC receives data from the input port. Because \overline{CS} and \overline{WR} are internally ORed, the write cycle begins only after both go low, but data is latched and transferred to a DAC when either input returns high. Figure 1 shows the input control logic, Table 2 lists DAC addresses, and Table 3 is the truth table for \overline{WR} and \overline{CS} . Figure 2 shows write-cyle timing.




Figure 1. Input Control Logic




Figure 2. Write-Cycle Timing

Table 2. DAC Addressing

A1	A0	SELECTED DAC
0	0	DAC0 Input Register
0	1	DAC1 Input Register
1	0	DAC2 Input Register
1	1	DAC3 Input Register

Table 3. Write-Cycle Truth Table

CS WR		FUNCTION				
1	х	No operation. The MAX516 is deselected. Existing register contents remain unchanged.				
0	0	DAC contents for selected address are loaded, but do not update the DAC until WR goes high.				
0	1	Latch D0-D7 into input register of the selected DAC on rising edge.				

NOTES: X = Don't Care, ↑= Rising Edge

Applications Information Power-Supply and Reference Operating Ranges

WWW.100Y.COM.TW

The MAX516 is fully specified to operate with V_{DD} between +4.75V and +16.5V and is specified to operate with a reference input range of +1.25V to V_{DD} -3.5V.

The comparator output supply, VCC, has a range of +4.5V to (VDD + 0.3V). This allows the comparators' logic-high output levels to be set independently from VDD. In most applications, simply connect VCC and VDD together.

Comparator outputs typically swing within 200mV of the supply rails when loaded with CMOS logic inputs.

Hysteresis

When analog input signals are slow moving or contain noise, comparator outputs may "chatter" near the threshold point. Be sure that proper power-supply bypass capacitors are in place (see *Grounds and Bypassing* section), because supply current rises when an output switches.

Hysteresis may be added to any or all comparators to further resist oscillation during output transitions. This is accomplished with two resistors, as shown in Figure 3. When hysteresis is added, the threshold point will shift slightly as a result of the voltage divider formed by R1 and R2. The amount of shift is described below:

$$V_{TH} = V_T \left(\frac{R1}{R2} + 1 \right)$$

$$V_{TL} = V_T \left(\frac{R1}{R2} + 1 \right) - V_{CC} \left(\frac{R1}{R2} \right)$$

$$V_{HYST} = V_{TH} - V_{TL}$$

$$V_{HYST} = V_{CC} \left(\frac{R1}{R2} \right)$$

VT is the threshold voltage set by the internal DAC with no hysteresis connected. VTH is the shifted high-going threshold with hysteresis added. VTL is the shifted low-going threshold with hysteresis. VHYST is the total hysteresis and equals VTH - VTL. Note that VTL and VHYST change with VCC. With VCC = 5V, R1 = 1k Ω , and R2 = 200k Ω , VHYST = 25mV. Even though R1 is relatively small, the impedance seen by the signal source is large: R1 + R2. However, if R1 is large, input bias current (400nA




Figure 3. Adding Hysteresis to Any Comparator

max over temp.) may add offset error. $1k\Omega \times 400nA = 0.4mV$ offset error is due to bias current.

Grounds and Bypassing

Careful PC-board layout significantly minimizes crosstalk among the reference input, comparator outputs, and digital inputs. Keep digital and analog lines separate, and use ground traces as shields between them where possible. Separate AIN0-AIN3 and REF from each other by running a ground trace between these pins.

Bypass both VDD and VCC to GND with a combination of a $0.1\mu F$ low ESR and a $4.7\mu F$ capacitor close to the device. If VDD and VCC are connected together, only one set of bypass capacitors is needed. If REF is not an AC input, it should be bypassed as well. Keep bypass-capacitor leads short for best supply noise rejection.

Applications

WWW.100Y.COM.T

Threshold detection is often useful in automated test applications. Four individual thresholds can be independently altered under software control.

Figure 4 shows the connection for a hardware window comparison. DAC0 provides the upper trip point, DAC1 the lower trip point. The difference between the trip points is the window size. The AIN0 and AIN1 inputs are tied together. One logic output is inverted and then ORed with the noninverted comparator output. The window output goes high when the analog input sits between the thresholds set by DAC0 and DAC1. The external logic in Figure 4 can also be simulated in software, or use a single comparator to perform a window comparison by loading two threshold limits in succession and noting the comparator results of each (Figure 5).




Figure 4. Window Comparison






Figure 5. Microprocessor Interface

Chip Topography




NOTE: Substrate connected to VDD




DIM	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	-	0.200	-	5.08	
A1	0.015	_	0.38	-	
A2	0.125	0.175	3.18	4.45	
АЗ	0.055	0.080	1.40	2.03	
В	0.016	0.022	0.41	0.56	
B1	0.045	0.065	1.14	1.65	
С	0.008	0.012	0.20	0.30	
D1	0.005	0.080	0.13	2.03	
E	0.300	0.325	7.62	8.26	
E1	0.240	0.310	6.10	7.87	
е	0.100	Tr	2.54	-	
eA	0.300	Or C	7.62	-	
eB	00-	0.400	-	10.16	
L	0.115	0.150	2.92	3.81	

DIM	PINS	INC	HES	MILLIMETER	
DIM	PINS	MIN	MAX	MIN	MAX
D	8	0.348	0.390	8.84	9.91
D	14	0.735	0.765	18.67	19.43
D	16	0.745	0.765	18.92	19.43
D	18	0.885	0.915	22.48	23.24
D	20	1.015	1.045	25.78	26.54
D	24	1.14	1.265	28.96	32.13



INC	HES	MILLIN	IETERS
MIN	MAX	MIN	MAX
0.093	0.104	2.35	2.65
0.004	0.012	0.10	0.30
0.014	0.019	0.35	0.49
0.009	0.013	0.23	0.32
0.291	0.299	7.40	7.60
0.0	050	101.	27
0.394	0.419	10.00	10.65
0.016	0.050	0.40	1.27
	MIN 0.093 0.004 0.014 0.009 0.291 0.000	0.093 0.104 0.004 0.012 0.014 0.019 0.009 0.013 0.291 0.299 0.050 0.394 0.419	MIN MAX MIN 0.093 0.104 2.35 0.004 0.012 0.10 0.014 0.019 0.35 0.009 0.013 0.23 0.291 0.299 7.40 0.050 1. 0.394 0.419 10.00




Wide SO SMALL OUTLINE PACKAGE (0.300 in.)

WWW.100Y.COM.TW

DUAL-IN-LINE PACKAGE (0.300 in.)

DIM	PINS	INCHES		MILLIMETERS	
		MIN	MAX	MIN	MAX
D	16	0.398	0.413	10.10	10.50
D	18	0.447	0.463	11.35	11.75
D	20	0.496	0.512	12.60	13.00
D	24	0.598	0.614	15.20	15.60
D	28	0.697	0.713	17.70	18.10

21-0042A



DIM	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	-	0.200	-	5.08	
В	0.014	0.023	0.36	0.58	
B1	0.038	0.065	0.97	1.65	
С	0.008	0.015	0.20	0.38	
E	0.220	0.310	5.59	7.87	
E1	0.290	0.320	7.37	8.13	
е	0.1	00	2.54		
L	0.125	0.200	3.18	5.08	
L1	0.150	-	3.81	_	
Q	0.015	0.070	0.38	1.78	
S	- T	0.098	-	2.49	
S1	0.005	\\ -	0.13	-	

DIM	PINS	INCHES		MILLIMETERS	
		MIN	MAX	MIN	MAX
D	8	-	0.405	-	10.29
D	14	$O_{Z_{II}}$	0.785	_	19.94
D	16		0.840	-	21.34
D	18	CA.	0.960	- 1	24.38
D	20	-0	1.060	-	26.92
D	24	_	1.280	-	32.51

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.