

2.5V to 5.5V Micropower CMOS Op Amps

FEATURES

- Low Power I_{DD} = 25 μA, max
- Low Offset Voltage: 250 μV, max
- · Rail-to-Rail Swing at Output
- · 80 pA, Low Input Bias Current over Temperature
- · Specifications rated for 2.5V to 5.5V Supplies
- · Unity Gain Stable
- Chip Select (CS)Capability with MCP608
- · Industrial Temperature range supported
- · No Phase Reversal
- Available in Single, Dual, and Quad

APPLICATIONS

- · Battery Power Instruments
- · High Impedance Applications
 - Photodiode Pre-amps
 - pH probe Buffer Amplifier
 - Infrared Detectors
 - Precision Integrators
 - Charge Amplifier for Piezoelectric Transducers
- · Strain Gauges
- Medical Instruments
- Test Equipment

AVAILABLE TOOLS

- · Spice Macromodels (at www.microchip.com)
- FilterLabTM Software (at www.microchip.com)


DESCRIPTION

The MCP606, MCP607, MCP608 and MCP609 from Microchip Technology, Inc. are unity gain stable, low offset voltage operational amplifiers capable of precision low power single supply operation. Performance characteristics include ultra low offset voltage (250 μV max.), rail-to-rail output swing capability, and low input bias current (80 pA@85°C). These features make this family of amplifiers well suited for single supply precision, high impedance, battery powered applications.

The single MCP606 is available in standard 8-lead PDIP, SOIC, and TSSOP packages. Another version of the single op amp, MCP608 is offered with a Chip Select option in standard 8-lead PDIP, SOIC, and TSSOP packages. The dual MCP607 is offered in standard 8-lead PDIP, SOIC, as well as the TSSOP package. Finally, the quad MCP609 is offered in 14-lead PDIP, SOIC and TSSOP packages. All devices are fully specified from -40°C to +85°C with power supplies from 2.5V to 5.5V.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

PACKAGES



1.0 ELECTRICAL CHARACTERISTICS

1.1 Maximum Ratings*

7.0V
–0.3V to $V_{\rm DD}$ +0.3V
V _{DD} - V _{ss}
continuous
± 2 mA
± 30 mA
65°C to +150°C
55°C to +125°C
seconds) +300°C
≥2 kV

^{*}Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIN FUNCTION TABLE

Name	Function
+IN/+INA/+INB/+INC/+IND	Non-inverting Input Terminals
-IN/-INA/-INB/-INC/-IND	Inverting Input Terminals
V_{DD}	Positive Power Supply
V_{SS}	Negative Power Supply
OUT/OUTA/OUTB/OUTC/OUTD	Output Terminals
CS CONTRACTOR	Chip Select
NC WWW.100X.COM	No internal connection to IC

DC CHARACTERISTICS

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
INPUT OFFSET		100	1.		MW.	TON TON
Input Offset Voltage	V _{os}	-250	MIT W	+250	μV	001. CONT.I.
Drift with Temperature	dV _{os} /dT	··· Out Co	±1.8	N —	μV/°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
Power Supply Rejection	PSRR	80	93	_	dB	for $V_{DD} = 2.5V$ to 5.5V
INPUT BIAS CURRENT AND IMPEDANCE	M	7 100 r.	· M.		1	1.100 . COM.
Input Bias Current	l _B	-007.	1		pA	100Y.C
Over Temperature	I _B	MATO	C_{OM}	80	pA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$
Input Offset Bias Current	Ios	1003	1		pA	W.100 r. COM
Common Mode Input Impedance	Z _{CM}	M 14.	10 ¹³ 6	THE	ΩpF	100 Y.Co
Differential Input Impedance	Z_{DIFF}	W.Inc	10 ¹³ 6	Mr.	ΩpF	MM.TO ON COL
COMMON MODE		10	01	M.I.		-1111.100 CO
Common-Mode Input Range	√ VCM	V_{ss} –0.3	on V.C	V _{DD} -1.1	V	CMRR ≥ 75 dB
Common-Mode Rejection Ratio	CMRR	75	91	ONE	dB	$V_{DD} = 5V,$ $V_{CM} = -0.3 \text{ to } 3.9V$
OPEN LOOP GAIN	TW	MWW	You.	CONT	N	Civi
DC Open Loop Gain	A _{OL}	105	121	Y.COM.	dB	$R_L = 25 \text{ k}\Omega \text{ to } V_{DD}/2,$ $50 \text{ mV} < V_{OUT} <$ $(V_{DD} - 50 \text{ mV})$
DC Open Loop Gain	A _{OL}	100	118	$^{10 imes imes$	dB	$R_L = 5 k\Omega \text{ to } V_{DD}/2,$ $100 \text{ mV} < V_{OUT} <$ $(V_{DD} - 100 \text{ mV})$
OUTPUT	ON TY	- 7	-TXN	100 3.	M.I.	. W.1
Low Level/High Level Output Voltage Swing	V_{OL}, V_{OH}	V _{ss} + 0.015		$V_{DD} - 0.020$	V	$R_L = 25 \text{ k}\Omega \text{ to } V_{DD}/2$
	V_{OL}, V_{OH}	$V_{SS} + 0.045$		$V_{DD} - 0.060$	V	$R_L = 5 k\Omega \text{ to } V_{DD}/2$
Linear Region Maximum Output Voltage Swing	V _{OUT}	V _{SS} + 0.050	WW	$V_{DD} - 0.050$	O.A.	$R_L = 25 \text{ k}\Omega \text{ to } V_{DD}/2,$ $A_{OL} \ge 105 \text{ dB}$
	V _{OUT}	V _{SS} + 0.100	W	$V_{DD} - 0.100$	CO_{V}	$R_L = 5 \text{ k}\Omega \text{ to } V_{DD}/2,$ $A_{OL} \ge 100 \text{ dB}$
Output Short Circuit Current	I _{sc}	WT	17	M.M.	mA	$V_{OUT} = 2.5V, V_{DD} = 5V$
POWER SUPPLY	TO CC	Mir		MAIN	A COD	F
Supply Voltage	V_s	2.5	_ \	5.5	V	

WWW.100Y.C

Quiescent Current Per Amplifier

25

AC CHARACTERISTICS

Unless otherwise specified, all limits are specified for V_{DD} = +2.5V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{CM} = $V_{DD}/2$, $R_L = 100 \text{ k}\Omega \text{ to } V_{DD}/2, \text{ and } V_{OUT} \sim V_{DD}/2$

Unless otherwise specified, all limits are specified for V_{DD} = +2.5V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{CM} = $V_{DD}/2$,

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Gain Bandwidth Product	GBWP	A A	155	1.0	kHz	$V_{DD} = 5V, C_{L} = 60 pF$
Phase Margin at Unity Crossing	θ	-V	62	ov.Con	degrees	$V_{DD} = 5V, C_{L} = 60 pF$
Slew Rate	SR	_	0.08	-CO	V/µs	$G = 1$, $V_{DD} = 5V$, $C_i = 60 pF$
Input Voltage Noise	e _n	_ ~	2.8	00 x.	µVр-р	f = 0.1 Hz to 10 Hz
Noise Density	e _n	_ ~	38	1007.0	nV/√Hz	f = 1 kHz
Input Current Noise Density	V.CUII in TV	_	3	· Van	fA/√Hz	f = 1 kHz

SPECIFICATIONS FOR MCP608 CHIP SELECT FEATURE

 $R_L = 100 \text{ k}\Omega \text{ to } V_{DD}/2, \text{ and } V_{OUT} \sim V_{DD}/2$ **PARAMETERS** SYMBOL TYP. UNITS CONDITIONS MIN. MAX. **CS LOW SPECIFICATIONS** CS Logic Threshold, Low V $0.2 V_{DD}$ For entire V_{DD} range VII V_{ss} $\overline{\text{CS}} = 0.2 V_{\text{DD}}$ CS Input Current, Low 0.01 -0.1 μΑ **CS HIGH SPECIFICATIONS** $V_{\scriptscriptstyle DD}$ $0.8 V_{DD}$ ٧ CS Logic Threshold, High For entire $V_{\rm DD}$ range V_{IH} $\overline{\text{CS}} = V_{\text{DD}}$ CS Input Current, High 0.01 0.1 μΑ ICSH $\overline{\text{CS}} = V_{\text{DD}}$ CS Input High, GND Current 0.05 2 μΑ IQ Amplifier Output Leakage, CS High 10 nA $\overline{\text{CS}} = 0.8 V_{DD}$

9

100

$\overline{\text{CS}}$ low = 0.2 V_{DD} , t_{ON} $V_{OUT} = 0.9 * V_{DD}/2,$ Turn-on Time G = +1V/V $\overline{\text{CS}}$ high = $0.8V_{DD}$, CS High to Amplifier Output High Z 0.1 μs t_{OFF} $V_{OUT} = 0.1 * V_{DD}/2,$ G = +1V/V $V_{DD} = 5V$ Hysteresis 0.6

TEMPERATURE SPECIFICATIONS

DYNAMIC SPECIFICATIONS

CS Low to Amplifier Output High

PARAMETERS	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TEMPERATURE RANGES	N C	MW	MY.C	TV		MANA
Specified Temperature Range	T _A	-40	37 (+85	°C	
Operating Temperature Range	T _A	-40	$70\overline{o}_{x}$.	+85	°C	
Storage Temperature Range	T _A	-65	1001	+150	°C	
THERMAL PACKAGE RESISTANCE	W	WW		I.Co.	TW	WWW
Thermal Resistance, 5L-SOT23	θ_{JA}		256	A GOM	°C/W	
Thermal Resistance, 8L-PDIP	θ_{JA}		85	707	°C/W	
Thermal Resistance, 8L-SOIC	θ_{JA}	_111	163	007	°C/W	
Thermal Resistance, 8L-TSSOP	θ_{JA}	- 1	124	OOTCC	°C/W	
Thermal Resistance, 14L-PDIP	θ_{JA}		70	C.C.	°C/W	
Thermal Resistance, 14L-SOIC	θ_{JA}	_	120	100	°C/W	
Thermal Resistance, 14L-TSSOP	$\theta_{\sf JA}$	_	100	41 1 0 0 1 1	°C/W	

2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated, $T_A = 25$ °C, $V_{CM} = V_{DD} / 2$ and $V_{OUT} \sim V_{DD} / 2$, $V_{SS} = GND$.




FIGURE 2-1: Offset Voltage vs. Number of Occurrences with $V_{DD} = 5.5V$.




FIGURE 2-2: Offset Voltage vs. Number of Occurrences with $V_{DD} = 2.5V$.




FIGURE 2-3: Quiescent Current vs. Power Supply Voltage vs. Temperature.




FIGURE 2-4: Offset Voltage Drift vs. Number of Occurrences with $V_{DD} = 5.5V$.




FIGURE 2-5: Offset Voltage Drift vs. Number of Occurrences with $V_{DD} = 2.5V$.




FIGURE 2-6: Quiescent Current vs. Temperature.

Note: Unless otherwise indicated, $T_A = 25$ °C, $V_{CM} = V_{DD} / 2$ and $V_{OUT} \sim V_{DD} / 2$, $V_{SS} = GND$.




FIGURE 2-7: Normalized Offset Voltage vs.
Temperature.




FIGURE 2-8: Open Loop Gain and Phase vs. Frequency.




FIGURE 2-9: Phase Margin, Gain Bandwidth, vs. Load Resistance.




FIGURE 2-10: Input Offset Voltage vs. Common Mode Voltage.




FIGURE 2-11: Phase Margin, Gain Bandwidth Product vs. Temperature.




FIGURE 2-12: Input Voltage Noise Density vs. Frequency.

Note: Unless otherwise indicated, $T_A = 25^{\circ}C$, $V_{CM} = V_{DD} / 2$ and $V_{OUT} \sim V_{DD} / 2$, $V_{SS} = GND$.




FIGURE 2-13: Input Bias Current, Input Offset Current vs. Temperature.




FIGURE 2-14: DC Open Loop Gain vs. Output Load Resistance.




FIGURE 2-15: Common-Mode Rejection Ratio, Power Supply Rejection Ratio vs. Frequency.




FIGURE 2-16: Input Bias Current, Input Offset Current vs. Common mode Input Voltage.




FIGURE 2-17: DC Open Loop Gain vs. Power Supply Voltage.




FIGURE 2-18: Common-Mode Rejection Ratio,
Power Supply Rejection Ratio vs. Temperature.

Note: Unless otherwise indicated, $T_A = 25$ °C, $V_{CM} = V_{DD} / 2$ and $V_{OUT} \sim V_{DD} / 2$, $V_{SS} = GND$.




FIGURE 2-19: Low Level and High Level Output Swing vs. Load Resistance.




FIGURE 2-20: Maximum Output Voltage Swing vs. Frequency




FIGURE 2-21: Slew Rate vs. Temperature.




FIGURE 2-22: Low Level and High Level output Swing vs. Temperature, R_L =5 $k\Omega$.




FIGURE 2-23: Low Level and High level Output Swing vs. Temperature, R_1 =25k Ω




FIGURE 2-24: Output Short Circuit Current vs. Temperature.

WWW.100Y.COM.T

Note: Unless otherwise indicated, $T_A = 25^{\circ}C$, $V_{CM} = V_{DD} / 2$ and $V_{OUT} \sim V_{DD} / 2$, $V_{SS} = GND$.




FIGURE 2-25: Large Signal Non-inverting Signal Pulse Response.




FIGURE 2-26: Small Signal Non-inverting Pulse Response.




FIGURE 2-27: Channel to Channel Separation (MCP607 and MCP609 only).




FIGURE 2-28: Large Signal Inverting Signal Pulse Response.




FIGURE 2-29: Small Signal Inverting Signal Pulse Response.




FIGURE 2-30: Chip Select to Amplifier Output
Response Time (MCP608 only).

Note: Unless otherwise indicated, $T_A = 25^{\circ}C$, $V_{CM} = V_{DD}/2$ and $V_{OUT} \sim V_{DD}/2$, $V_{SS} = GND$.




FIGURE 2-31: CS Hysteresis (MCP608 only).

W.100Y.COM.TW

3.0 APPLICATIONS INFORMATION

The MCP606/607/608/609 family of operational amplifiers are fabricated on Microchip's state-of-the-art CMOS process. They are unity gain stable and suitable for a wide range of general purpose applications. With this family of operational amplifiers, the power supply pin should be bypassed with a 0.1 μ F capacitor.

3.1 Rail-to-Rail Output Swing

There are two specifications that describe the output swing capability of the MCP606/607/608/609 family of operational amplifiers. The first specification, Low Level and High Level Output Voltage Swing, defines the absolute maximum swing that can be achieved under specified loaded conditions. For instance, the Low Level Output Voltage Swing of the MCP606/607/608/609 family is specified to be able to swing at least to 15 mV from the negative rail with a 25 k Ω load to $V_{DD}/2$.

This output swing performance is shown in Figure 3-1, where the output of an MCP606 is configured in a gain of +2V/V and overdriven with a 4 kHz triangle wave. In this figure, the degradation of the output swing linearity is clearly illustrated. This degradation occurs after the point at which the open loop gain of the amplifier is specified and before the amplifier reaches its maximum and minimum output swing.




FIGURE 3-1: Low Level and High Level Output Swing.

The second specification that describes the output swing capability of these amplifiers is the Linear Region Maximum Output Voltage Swing. This specification defines the maximum output swing that can be achieved while the amplifier is still operating in its linear region.

WWW.100Y.C

The Linear Region Maximum Output Voltage Swing of the MCP606/607/608/609 family is specified within 50mV from the positive and negative rail with a 25 k Ω load and 100 mV from the rails with a 5 k Ω load. The overriding condition that defines the linear region of the amplifier is the open loop gain that is specified over that region. In the voltage output region between V_{SS} + 50 mV and V_{DD} - 50 mV, the open loop gain is specified to 105 dB (min) with a 25 k Ω load.

The classical definition of the DC open loop gain of an amplifier is:

$$A_{OL} = 20 \log_{10} \left(\frac{\Delta V_{OUT}}{\Delta V_{OS}} \right)$$

where:

 A_{OL} is the DC open loop gain of the amplifier,

 ΔV_{OUT} is equal to (V $_{DD}$ - 50 mV) - (V $_{SS}$ + 50 mV) for R $_{I}$ = 25 k $\Omega ,$ and

 ΔV_{OS} is the change in offset voltage with the changing output voltage of the amplifier.

3.2 Input Voltage and Phase Reversal

Since the MCP606/607/608/609 amplifier family is designed with CMOS devices, it does not exhibit phase inversion when the input pins exceed the negative supply voltage. Figure 3-2 shows an input voltage exceeding both supplies with no resulting phase inversion.




FIGURE 3-2: The MCP606/607/608/609 family of op amps do not have phase reversal issues. For this graph, the amplifier is in a gain of +2V/V.

The maximum operating common mode voltage that can be applied to the inputs is $\rm V_{SS}$ - 0.3V to $\rm V_{DD}$ - 1.1V. In contrast, the absolute maximum input voltage is $\rm V_{SS}$ - 0.3V and $\rm V_{DD}$ + 0.3V. Voltages on the input that exceed this absolute maximum rating can cause excessive current to flow in or out of the input pins. Current beyond ±2 mA can cause possible reliability problems. Applications that exceed this rating must be externally limited with an input resistor as shown in Figure 3-3.




FIGURE 3-3: If the inputs of the amplifier exceed the Absolute Maximum Specifications, an input resistor, $R_{\rm IN}$, should be used to limit the current flow into that pin.

3.3 Capacitive Load and Stability

Driving capacitive loads can cause stability problems with many of the higher speed amplifiers.

For any closed loop amplifier circuit, a good rule of thumb is to design for a phase margin that is no less than 45°. This is a conservative theoretical value, however, if the phase margin is lower, layout parasitics can degrade the phase margin further causing a truly unstable circuit. A system phase shift of 45° will have an overshoot in its step response of approximately 25%.

A buffer configuration with a capacitive load is the most difficult configuration for an amplifier to maintain stability. The Phase versus Capacitive Load of the MCP60X amplifier is shown in Figure 3-4. In this figure, it can be seen that the amplifier has a phase margin above 40°, while driving capacitance loads up to 220 pF.




FIGURE 3-4: Gain Bandwidth, Phase Margin vs. Capacitive Load




FIGURE 3-5: Amplifier circuits that can be used when driving heavy capacitive loads.

If the amplifier is required to drive larger capacitive loads, the circuit shown in Figure 3-5 can be used. A small series resistor ($R_{\rm ISO}$) at the output of the amplifier improves the phase margin when driving large capacitive loads. This resistor decouples the capacitive load from the amplifier by introducing a zero in the transfer function.

This zero adjusts the phase margin by approximately:

$$\Delta\theta_m = tan^{-1}(2\pi GBWP \times R_{LSO} \times C_L)$$

where:

 $\Delta\theta_{\it m}$ is the improvement in phase margin,

 ${\it GBWP}$ is the gain bandwidth product of the amplifier,

 R_{ISO} is the capacitive decoupling resistor, and C_L is the load capacitance




FIGURE 3-6: Timing Diagram for the CS function of the MCP608 amplifier.

3.4 The Chip Select Option of the MCP608

The MCP608 is a single amplifier with a Chip Select option. When $\overline{\text{CS}}$ is pulled high, the supply current drops to 50 nA (typ). In this state, the amplifier is put into a high impedance state. By pulling $\overline{\text{CS}}$ low, the amplifier is enabled. If the $\overline{\text{CS}}$ pin is left floating, the amplifier will not operate properly. Figure 3-6 shows the output voltage and supply current response to a $\overline{\text{CS}}$ pulse.

3.5 Layout Considerations

In applications where low input bias current is critical, PC board surface leakage effects and signal coupling from trace-to-trace need to be taken into consideration.

3.5.1 SURFACE LEAKAGE

Surface leakage across a PC board is a consequence of differing DC voltages between two traces combined with high humidity, dust or contamination on the board. For instance, the typical resistance from PC board trace-to-pad is approximately $10^{12}\;\Omega$ under low humidity conditions. If an adjacent trace is biased to 5V and the input pin of the amplifier is biased at or near zero volts, a 5 pA leakage current will appear on the amplifier's input node. This type of PCB leakage is five times the room temperature input bias current (1 pA, typ) of the MCP606/607/608/609 family of amplifiers.

The simplest technique that can be used to reduce the effects of PC board leakage is to design a ring around sensitive pins and traces. An example of this type of layout is shown in Figure 3-7.




FIGURE 3-7: Example of Guard Ring for the MCP606, the A-amplifier of the MCP607 or the MCP608 in a PC Board Layout.

Circuit examples of ring implementations are shown in Figure 3-8. In Figure 3-8A, B and C, the guard ring is biased to the common mode voltage of the amplifier. This type of guard ring is most effective for applications where the common mode voltage of the input stage changes, such as buffers, non-inverting gain amplifiers or instrumentation amplifiers.

The strategy shown in Figure 3-8D, biases the common mode voltage and guard ring to ground. This type of guard ring is typically used in precision photo sensing circuits.




FIGURE 3-8: Examples of how to design PC Board traces to minimize leakage paths to the high impedance input pins of the MCP606/607/608/609 amplifiers.

3.5.2 SIGNAL COUPLING

The input pins of the MCP606/607/608/609 amplifiers have a high impedance providing an opportunity for noise injection if layout issues are not considered. These high impedance input terminals are sensitive to injected currents. This can occur if the trace from a high impedance input is next to a trace that has fast changing voltages, such as a digital or clock signal. When a high impedance trace is in close proximity to a trace with these types of voltage changes, charge is capacitively coupled into the high impedance trace.




FIGURE 3-9: Capacitors can be built with PCB traces allowing for coupling of signals from one trace to another.

As shown in Figure 3-9, the value of the capacitance between two traces is primarily dependent on the distance (d) between the traces and the distance that the two traces are in parallel (L). From this model, the amount of current generated into the high impedance trace is equal to:

$$I = C \frac{\partial V}{\partial t}$$

where:

 ${\it I}$ equals the current that appears on the high impedance trace.

 ${\it C}$ equals the value of capacitance between the two PCB traces.

 ∂V equals the change in voltage of the trace that is switching.

 ∂t equals the amount of time that the voltage change took to get from one level to the next.

3.6 Typical Applications

3.6.1 LOW SIDE BATTERY CURRENT SENSING

The MCP606/607/608/609 amplifiers can be used to sense the output current on the low side of a battery using the circuit in Figure 3-10. In this circuit, the current from the power supply (minus the current required to power the MCP606) flows through a ten ohm resistor from the rest of the circuit in the system. This current is converted to a voltage through the sense resistor and gained by the resistors around the amplifier. Since the input bias current and offset voltage of the MCP606 is low, there is very little error generated by the amplifier. Additionally, the amplifier is capable of swinging below ground and the quiescent current is very low. These four specifications make this amplifier appropriate for this type of circuit.




FIGURE 3-10: Low Side Battery Current Sensing

3.6.2 PREAMPLIFIER FOR PHOTO DETECTION CIRCUIT

Any amplifier from this family of operational amplifiers can be used to convert an output current signal from a sensor into a voltage. A sensor that fits this description is a photodetector as shown in Figure 3-11. This type of circuit is implemented with a single resistor and an optional capacitor in the feedback loop of the amplifier. As light impinges on the photo diode, charge is generated, causing a current to flow in the reverse bias direction of the photodetector.

Two circuits are shown in Figure 3-11. The top circuit is designed to provide precision sensing from the photodetector. In this circuit, the voltage across the detector is nearly zero and equal to the offset voltage of the amplifier. With this configuration, current that appears across the resistor, \mathbf{R}_2 , is primarily a result of the light excitation on the photodetector. The photosensing circuit on the bottom of Figure 3-11 is designed for higher

speed sensing. This is done by reverse biasing the photodetector, which reduces the parasitic capacitance of the diode.

The key specifications that influence the accuracy of these circuits are low offset voltage, low input bias current, high input impedance and an input common mode range below ground. The low input offset voltage and low input bias current provide an environment where there is minimal voltage placed across the photodetector, consequently the linearity of the photodetector, consequently the linearity of the MCP606/607/608/609 amplifiers are specified for a $\pm 250~\mu V$ (max) offset voltage and input bias currents in the pico ampere region, they are ideal for these circuits. Additionally, these two circuits will only work if the common mode range of the amplifier includes zero, which is the case with the MCP606/607/608/609 amplifiers.




FIGURE 3-11: Pre-Amplifier for Photo Detection Circuit.

3.6.3 TWO OP AMP INSTRUMENTATION AMPLIFIER

The two op amp instrumentation amplifier shown in Figure 3-12 serves the function of taking the difference of two input voltages, level shifting then and providing a single output. This configuration is best suited for higher gains. "(gain > 3 V/V)" is shown in Figure 3-12. The key specifications that make the MCP606/607/608/609 family appropriate for this application circuit are low input bias current, low offset voltage and high common-mode rejection. The reference voltage of this circuit is supplied to the first op amp in the signal chain. Typically, this voltage is half of the supply voltage in a single supply environment.




FIGURE 3-12: Two Op Amp Instrumentation Amplifier

3.6.4 THREE OP AMP INSTRUMENTATION AMPLIFIER

A classic, three op amp instrumentation amplifier is illustrated in Figure 3-15. The input operational amplifiers in this circuit provide signal gain. The output operational amplifier converts the signal from two inputs to a single ended output with a difference amplifier. The gain of this circuit is simply adjusted with one resistor, $R_{\rm G}.$ The reference voltage of the difference stage of this instrumentation amplifier is capable of spanning a wide range. Most typically, this node is referenced to half of the supply voltage in a signal supply application.




FIGURE 3-13: Three Op Amp Instrumentation Amplifier.

3.6.5 PRECISION GAIN WITH GOOD LOAD ISOLATION

In Figure 3-14, the low input offset voltage of the MCP606 is used to implement a circuit with a high gain. This precision measurement can easily be disrupted by changing the output current drive of the device that is doing the amplification work. Consequently, the precision amplifier configuration is followed by a MCP601 amplifier which is capable of driving higher currents. Since the two amplifiers are housed in separate packages, there is minimal change in offset voltage of the MCP606 due to loading effects.




FIGURE 3-14: Precision Gain with Good Load Isolation.

WWW.100X

WWW.100Y.COM. ?

4.0 SPICE MACROMODEL

The Spice macromodel for the MCP606, MCP607. MCP608 and MCP609 simulates the typical amplifier performance of offset voltage, DC power supply rejection, input capacitance, DC common mode rejection ratio, open loop gain over frequency, phase margin with no capacitive load, output swing, DC power supply current, power supply current change with supply voltage, input common mode range and input voltage noise.

characteristics of the MCP606, MCP607, MCP608, and MCP609 amplifiers are similar in terms of performance and behavior. This single op amp macromodel supports all four devices with the exception of the chip select function of the MCP608, which is not modeled.

The listing for this macromodel is shown on the next page. The most recent revision of the model can be downloaded from Microchip's web site at www.microchip.com. WWW.100Y.C WWW.100Y.COM.TW

WWW.100X.C

Software License Agreement

The software supplied herewith by Microchip Technology Incorporated (the "Company") is intended and supplied to you, the Company's customer, for use solely and exclusively on Microchip products.

The software is owned by the Company and/or its supplier, and is protected under applicable copyright laws. All rights are reserved. Any use in violation of the foregoing restrictions may subject the user to criminal sanctions under applicable laws, as well as to civil liability for the breach of the terms and conditions of this license.

THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.


```
.subckt mcp606 1 2 3 4 5
                       Output
                     Negative supply
                   Positive Supply
                 Inverting input
               Non-inverting input
 Macromodel for MCP606 (single), MCP607 (dual), MCP608 (single w/CS), and MCP609 (quad)
* The characteristics of the MCP606, MCP607, MCP608, and MCP609 have the same fundamental
  performance and behavior. Consequently, this single op amp macromodel supports all four
  devices. However, the chip select function of the MCP608 is not modeled.
* Revision History:
    REV A: 6-30-99
                    created
                              BCB
* This macromodel models typical amplifier offset voltage, DC power supply rejection, input
* capacitance, open loop gain over frequency, phase margin with 60pF load, output swing,
 power supply current, input voltage noise, slew rate.
* NOTICE: THE INFORMATION PROVIDED HEREIN IS BELIEVED TO BE RELIABLE,
  HOWEVER, MICROCHIP ASSUMES NO RESPONSIBILITY FOR INACCURACIES OR
  OMISSIONS. MICROCHIP ASSUMES NO RESPONSIBILITY FOR THE USE OF THIS
  INFORMATION, AND ALL USE OF SUCH INFORMATION SHALL BE ENTIRELY AT
  THE USER'S OWN RISK. NO INTELLECTURAL PROPERTY RIGHTS OR LICENSES
  TO ANY OF THE TECNOLOGY DESCRIBED HEREIN ARE IMPLIED OR GRANTED TO
 ANY THIRD PARTY. MICROCHIP RESERVES THE RIGHT TO CHANGE THIS MODEL
  AT ANY TIME WITHOUT NOTICE.
*Input Stage, pole at 300kHz
        9
                64
                       7
                                 3
                                        Ptvpe
M1
                2
                                        Ptype
CDIFF
                2
                       3E-12
        1
CCM1
        1
                4
                       6E-12
CCM2
                       6E-12
IDD
                       13.33e-6
                       1.839e3
RB
        9
                6
                       1.839e3
CA
        8
                9
                       125e-12
ICOMP
                4
                        -194.63e-6
*Input Stage Common-Mode Clampling
VCMM
         4
                6
                       0.35
ECM
        55
                       3 64 1
RCM
DCMP
        56
                55
                       DY
```


VCMP

```
WWW.100X
                                                WWW.100Y.COM.
RST
        58
                59
                       1E3
DST
        59
                55
                     DX
VST
        58
                4
                       1.6
                                                    WWW.100Y.COM.
      23 4 POLY(2) 57 56 58 59 0 0 0;0 -0.5E-3 0.5E-3
 *Input errors (vos, en, psr)
ERR 64
          1 poly(2) (67,4) (3, 4) -229.9e-6 1 23e-6
*Second Stage, pole at 0.183Hz
                                     543.78e-6
GS
        23
                4
                       8
                              9
R1
        23
                4
                       8.2144e9
                       4.784 W.M.W.Y.COM.
C2
        23
                4
VSOM
        3
               24
VSOP
        25
                       -3.98
DSOM
        23
               24
DSOP
        25
               23
        23
                3
*HCM
                       VCMP
FS 3 4 POLY(11) VO3 VO5 VO4 VO6 VO1 VO2 VO9 VO10 VMID1 VSOP VSOM
+ 200E-6 -1 -1 -1 1 -1 -1 1 1 -1 -1 -1
*mid-supply reference
                                        W.100Y.COM.TW
                       61.62E3
RMID1
        3
                                   WWW.100Y.COM.TW
VMID1
        35
               34
                       0
RMID2
        4
               34
                       61.62E3
                                  -1
ELEVEL
               4
                                     WWW.100X.COM.
        34
                       23
*output stage
DO3
        34
               43
                       DY
DO4
        44
                       DY
               34
D05
        3
                       DY
               45
D06
        3
                       DY
D07
        4
               45
                       DY
DO8
        4
               46
                       DY
                                      10E-3 WWW.100Y.COM.TW
                5
VO3
        43
                       0.1.
VO4
               44
                       0.03
G05
               47
                       3
                              34
                5
                       0
VO5
        47
                           4
G06
        4
               48
                       34
                                      10E-3
V06
        48
                5
                       0
G01
        49
                4
                       5
                                      10E-3
VO1
        49
                45
                       10E-3
GO2
        50
               4
VO2
        50
               46
                       100 MY.COM.TW
RO9
        3
               51
V09
        51
               5
RO10
        52
VO10
        52
                       0
* input voltage noise
                       0.6
WN1
        65
               4
DN1
        65
               67
                       DX
.model DY D (IS=1e-15 BV =50)
.model DX D (IS=1e-18 AP ^
                                W.100Y.COM.T
```

5.0 PACKAGING INFORMATION


5.1 Package Marking Information













8-Lead SOIC (150 mil)






8-Lead TSSOP







Legend: XX...X Customer specific information*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters

for customer specific information.


* Standard marking consists of Microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). For marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

Package Marking Information (Continued)

14-Lead PDIP (300 mil) (MCP609)



14-Lead SOIC (150 mil) (MCP609)




WWW.100Y.COM.TW 14-Lead TSSOP (MCP609) WWW.100Y.COM.TW




WWW.100Y.COM. Example:


WWW.100



Example:




Example:



IW.100Y.COM.TW

5-Lead Plastic Small Outline Transistor (OT) (SOT23)



	Units	100	INCHES*		M	ILLIMETERS	17.
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	-110	5	TIVE		5	10 r.
Pitch	р	KINW.	.038	TANK T		0.95	anv.C
Outside lead pitch (basic)	p1	- AN 1	.075	M. I.		1.90	Ino -
Overall Height	Α	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff §	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	_ E	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	ф	0	5	10	0	5	10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10
* Controlling Parameter § Significant Characteristic	W.TV		MALA	100Y.C	TMO	N	MM
§ Significant Characteristic Notes: Dimensions D and E1 do not inc .010" (0.254mm) per side. JEDEC Equivalent: MO-178	clude mold	flash or protru	sions. Mold f	flash or protru	ısions shall n	ot exceed	

^{*} Controlling Parameter


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

JEDEC Equivalent: MO-178 WWW.100Y.COM.TW

[§] Significant Characteristic

8-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



3.56 2.92	NOM 8 2.54 3.94	MAX
2.92	2.54 3.94	1001
2.92	3.94	4.00
2.92		4.00
		4.32
	3.30	3.68
0.38	TXX	M.r.
7.62	7.94	8.26
6.10	6.35	6.60
9.14	9.46	9.78
3.18	3.30	3.43
0.20	0.29	0.38
1.14	1.46	1.78
0.36	0.46	0.56
7.87	9.40	10.92
5	10	15
5	10	15
COMI	W	MA
	6.10 9.14 3.18 0.20 1.14 0.36 7.87 5	6.10 6.35 9.14 9.46 3.18 3.30 0.20 0.29 1.14 1.46 0.36 0.46 7.87 9.40 5 10

^{*} Controlling Parameter


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100X.COM.

WWW.100Y.C

WWW.100Y.COM. .010" (0.254mm) per side. JEDEC Equivalent: MS-001 WWW.100Y.COM.TW Drawing No. C04-018

[§] Significant Characteristic

8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)



001.	Units	- 1 1 OV	INCHES*			LLIMETERS	- AN.
	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	- XI 1V	8	1.1	1	8	a ONL
Pitch	р		.050	TVD.	1	1.27	17
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	€1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Controlling Parameter § Significant Characteristic	M.TW		VI W	100 X.C.	OM.TV		WW.100

^{*} Controlling Parameter


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

.010" (0.254mm) per side. JEDEC Equivalent: MS-012 WWW.100Y.COM.TW Drawing No. C04-057

[§] Significant Characteristic

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



100 r. OM.1	Units	s INCHES MILLIMETERS*					
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8	CO_{Mr} .		8	N.r.
Pitch	р	M. A.	.026	- 11		0.65	- x1 100
Overall Height	Α		W. 1	.043	-XX	TXIV	1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Jr E	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.114	.118	.122	2.90	3.00	3.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10
* Controlling Parameter § Significant Characteristic Notes: Dimensions D and E1 do not incl .005" (0.127mm) per side. JEDEC Equivalent: MO-153	ude mold fla	ash or protru	sions. Mold fl	ash or protrus	sions shall no	ot exceed	


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

WWW.100X.COM. JEDEC Equivalent: MO-153 WWW.100Y.COM.TW

[§] Significant Characteristic

14-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



	Units		INCHES*	TW	MI	LLIMETERS	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	-x11	14	M^{-1}	4	14	10 -
Pitch	р		.100	W		2.54	any.
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015	.10	OM	0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	Г	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

^{*} Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed


WWW.100Y.C

.010" (0.254mm) per side.

JEDEC Equivalent: MS-001

[§] Significant Characteristic

14-Lead Plastic Small Outline (SL) – Narrow, 150 mil (SOIC)



	Units		INCHES*		MI	LLIMETERS	
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	MAG	14	-117	N	14	41 100 X
Pitch	р	-TXV	.050	CO_{Mr}	.xX	1.27	14.
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	NE.	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	, L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15
* Controlling Parameter § Significant Characteristic Notes:							

^{*} Controlling Parameter

Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed WWW.100Y.COM.

WWW.100Y.C

JEDEC Equivalent: MS-012 WWW.100Y.COM.TW

[§] Significant Characteristic

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



Units		1100	INCHES		M	ILLIMETERS'	k 3-1
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	- x1 10	14	M. I.		14	10 -
Pitch	р	AN AL.	.026	W		0.65	OUT.
Overall Height	Α	TATAN.	00	.043	ſ	W.	1.10
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Overall Width	Е	.246	.251	.256	6.25	6.38	6.50
Molded Package Width	£1	.169	.173	.177	4.30	4.40	4.50
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10
Foot Length	L	.020	.024	.028	0.50	0.60	0.70
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	B1	.007	.010	.012	0.19	0.25	0.30
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10
* Controlling Parameter § Significant Characteristic Notes: Dimensions D and E1 do not inc. .005" (0.127mm) per side. JEDEC Equivalent: MO-153 Drawing No. C04-087	M.TV		WWW	100 X.C.	OM.T	N	WW

^{*} Controlling Parameter

WWW.100Y.C

WWW.100Y.COM.T JEDEC Equivalent: MO-153

WWW.100Y.COM.TW Drawing No. C04-087

[§] Significant Characteristic

		NW.100Y.COM	TW	
NWW.100Y.CO.WWW.100Y.CO.WWW.100Y.CO.W.TW	M.TW W. COM.TW C	WWW.100X.COM.TW		
	WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WWW.100Y.CO WW.100Y.CO W.100Y.CO WW.100Y.CO		WWW.100Y.COM.TW WWW.100Y.CO WWW.100Y.COM.TW WWW.100Y.CO WWW.100Y.COM.TW WWW.100Y.CO WWW.100Y.COM.TW WWW.100Y.CO WWW.100Y.COM.TW	NWW.100Y.COM.TW WWW.100Y.COM.TW

W.100Y.COM.TW

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

013001

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From:	Name	MAN. INO. N. COM.
	CompanyCOM	WWW.100 COM. TW
	Address	
	City / State / ZIP / Country	N SWW. Mus. COM. I.
	Telephone: ()	FAX: ()
	cation (optional):	
Would	d you like a reply?YN	
	e: MCP606/607/608/609 Literature Numbe	r: DS11177C
Quest		
Quest	DY.COM.TW WWW.TOOY.CC	
1. W	/hat are the best features of this document?	
MM.	LOOK.COM TW MAN 100X.	CONTH WWW.100Y.COM.TW
WW	TON COM THE WHY TONY	CONTENT WWW. 100Y. CO. T. T. T.
2. H	low does this document meet your hardware and	software development needs?
WW	W.100 COM.	OX.COM WWW. 100X.COM
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NW.100 COM.	ON COM TW WWW. TONY. COM
3. D	o you find the organization of this data sheet easy	y to follow? If not, why?
	WW.100 COM.	The COMPT MANN TO THE COMP
_	M. M. M. COM.	A'Ina COM'I
4. W	Vhat additions to the data sheet do you think would	d enhance the structure and subject?
	W. 100x. COWING	MN.100 T. COM. I. T. W. TOWN TOWN CO.
	MM TOOK COMETING	WW.100 F. COM. TW.
5. W	Vhat deletions from the data sheet could be made	without affecting the overall usefulness?
	WW. 100Y. COM.TW	NW.100X.COM.TW WW.100X
	WWW.TOOX.CONLTW	WW. 100X. COM.TW WY. 100
6. Is	there any incorrect or misleading information (wh	nat and where)?
	WWW. IOOY.CO. TW	WWW.100X.COM.TW WW.I
	WWW. TOOY. COM TW	WWW. 100X.CO. TW
7. H	low would you improve this document?	WWW. 100X.CO. TW WWW.
_	WWW.ISOV.COM	WWW. COM TW WW
8. H	low would you improve our software, systems, and	d silicon products?
	WWW.100 COM.	W WWW.IOW.COM.
	M. Top at COM.	M MWW.Too
_	W 11107-	J. T.

MCP606/607/608/609
21 (V 23)

		TV	MA	- or Co	WT	
NOTES:	WWW.100Y.CC			M.100X.CO		

WWW.100X

WWW.100Y.COM.T

NOTES:

W.100Y.COM.TW

WWW.100Y.C

COM.TW

M	C	P	60	16	161	07	/60	8	/60	O
IVI			UU			UI.	<i>ı</i> UU	U	UU	7

P606/607/608/609
P606/607/608/609

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X	//XX	Exa	amples:
Device	Temperature Range	Package	a) b)	MCP606-I/F MCP606T-I PDIP pack
Device	MCP606T = MCP607 = MCP607T = MCP608 = MCP608T = MCP609 =	Single Operational Amplifier Single Operational Amplifier (Tape and Reel-SOIC/TSSOP) Dual Operational Amplifier Dual Operational Amplifier (Tape and Reel-SOIC/TSSOP) Single Operational Amplifier w/CS Function Single Operational Amplifier w/CS Function (Tape and Reel-SOIC/TSSOP) Quad Operational Amplifier Quad Operational Amplifier (Tape and Reel-SOIC/TSSOP)	c) d) e) f) g)	MCP606-I/ age MCP606T- SOIC packs MCP606-I/ age MCP606T- Temp., TSS MCP606-I/ age
Temperature Range	T = -	40°C to +85°C	i)	Temp., SOT MCP607-I/ age
Package	P = SN =	Plastic DIP (300 mil Body), 8-lead & 14-lead Plastic SOIC (150 mil Body), 8-lead	j)	MCP607T- age
	SL = ST = OT =	Plastic SOIC (150 mil Body), 14-lead Plastic TSSOP, 8-lead & 14-lead Plastic SOT-23, 5-lead	k) I)	MCP608-I/ MCP608T-
WW.100Y.C	COM.TW	WWW.100Y.COM.T	m)	Temp., SOI MCP609-I/ age

- a) MCP606-I/P Industrial Temp., PDIP package
- MCP606T-I/P Tape and Reel, Industrial Temp.,
 PDIP package
- c) MCP606-I/SN Industrial Temp., SOIC package
- d) MCP606T-I/SN Tape and Reel, Industrial Temp., SOIC package
- MCP606-I/ST Industrial Temp., TSSOP package
- f) MCP606T-I/ST Tape and Reel, Industrial Temp., TSSOP package
- g) MCP606-I/OT Industrial Temp., SOT-23 package
- h) MCP606T-I/OT Tape and Reel, Industrial Temp., SOT-23 package
- MCP607-I/P Industrial Temp., PDIP package
- j) MCP607T-I/P Industrial Temp., PDIP package
- k) MCP608-I/SN Industrial Temp., SOIC package
- MCP608T-I/SN Tape and Reel, Industrial Temp., SOIC package
- m) MCP609-I/P Industrial Temp., PDIP package
- MCP609T-I/P Industrial Temp., PDIP package

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

WWW.100Y.C

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

WWW.100Y.COM.TV