OUAD-BAND GSM POWER AMP MODULE

Package: Module, 5.00mmx5.00mmx1.00mm





Features

Power Margin for Flexible Tuning


■ GSM850 Efficiency: 55.5% ■ EGSM900 Efficiency: 57% ■ DCS1800 Efficiency: 51% PCS1900 Efficiency: 53%

■ Low Harmonic Power

- 2.6A Current Limiter Reduces Peak Power and Current into **VSWR**
- Low Switching Spectrum into **VSWR**
- Industry Standard 5mmx5mm **Footprint**
- Simple Application Circuitry
- Proven PowerStar[®] Architecture

Applications

- Battery Powered 2G 3G Handsets
- GMSK Modulation Transceivers
- Multislot Class 12 Products (4 Transmit Timeslots)



Functional Block Diagram

Product Description

The RF3194 is a high-power, high-efficiency power amplifier module with integrated power control. This device is self-contained with 50Ω input and output terminals. The device is designed for use as the GSM/GPRS power amplifier portion of the transmit chain in 2G and 3G transceivers supporting GSM transmit in the GSM850, EGSM900, DCS, and PCS bands. The RF3194 high performance power amplifier module offers mobile handset designers a compact, easy-to-use, front end component for quick integration into GSM/GPRS, multi-band systems.

Ordering Information

RF3194 Quad-Band GSM Power Amp Module **RF3194SB** Power Amp Module 5-Piece Sample Pack RF3194PCBA-410 Fully Assembled Evaluation Board

Optimum Technology Matching® Applied									
▼ GaAs HBT	☐ SiGe BiCMOS	☐ GaAs pHEMT	☐ GaN HEMT						
☐ GaAs MESFET	☐ Si BiCMOS	✓ Si CMOS	☐ BiFET HBT						
☐ InGaP HBT	☐ SiGe HBT	☐ Si BJT	☐ LDMOS						



Absolute Maximum Ratings

Absolute Maximum Ratings	MM	M.Co.	4
Parameter	Rating	Unit	Caution! ESI
Supply Voltage in Standby Mode	-0.5 to +6.0)// × V	Exceeding any one or a combi cause permanent damage to
Supply Voltage in Idle Mode	-0.5 to +6.0	V	Rating conditions to the devic mance or functional operation
Supply Voltage in Operating Mode; Operation time less than 100ms; V _{RAMP} ≤1.6V	-0.5 to +6.0	100 Y.C	tions is not implied. RoHS status based on EUDire The information in this publica responsibility is assumed by F
DC Continuous current during burst	2.6	10 A	infringement of patents, or otl license is granted by implicati RFMD. RFMD reserves the rig cation circuitry and specificati
Power Control Voltage (V _{RAMP})	-0.5 to 1.8	V	cation circuitry and specificati
RF Input Power	12	dBm	I.CO. TW
Duty Cycle at rated power; Period=4.6ms	50	%	Y.COM.
Output Load (See Ruggedness Specification)	10:1	VSWR	OY.COM.TV
Operating Temperature	-30 to +85	°C	COM
Storage Temperature	-55 to +150	°C	100 r W. J



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions. tions is not implied.

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. (*RFMD*) for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD reserves the right to change component circuitry, recommended application cathor iterative and specifications at any time without prior notice. WW.100Y.COM.TW

Operating Temperature	-30	0 to +85	°C		
Storage Temperature	-55	to +150	°C		
Parameter	Specification			Unit	Condition
Parameter	Min.	Тур.	Max.	Unit	Collation
General Operating Conditions		TW	100	-1100	Die Mille
Operating Temperature	-20	25	85	°C	Recommended operating range
V _{BATT} Supply Voltage	3.0	3.6	4.6	V	Recommended operating range
V _{BATT} Supply Current	N.CU	WT	V	MA	MOZICE TEN WATER
Standby	-10	0.1	10	uA	TXEN Low
Operating at Current Limit	00 x .	MILITA	2600	mA	100 - 00/1-7
V _{RAMP} Input	oov.	TW		MW	Analog control voltage
GMSK Operation	0.2	COM	1.6	V	V _{RAMP} voltage controls saturated power
Impedance	50kΩ	TIME	5pF	M. A.	Worst Case is 50kΩ in parallel with 5pF
TXEN	1.5	1 COM	XX	TIV!	Logic control voltage
Logic Low Voltage	0 0	0	0.5	V	M.Ing. COM.
Logic High Voltage	1.3	2.0	3.0	V	W. TOOK OF THE
Logic High Current	M.In.	0.1	. F	uA	TAN. TO COM.
BS	11	10 X .	ITW		Logic control voltage selects band
Logic Low Voltage	0	0	0.5	V	OLV VI
Logic High Voltage	1.3	2.0	3.0	V	
Logic High Current	MAN A.	0.1	W	uA	
RF Input and Output Impedance	· TIM	50	DIVI-	Ω	Pins 1, 8, 9, 16

Mode	BS (Band Select)	TX_EN (Transmit Enable)	V _{RAMP}
Standby	X	0	Х
TXLB	0	1	>0.25
TXHB	1	1	>0.25



SM850 Band SM		M	-1100 J.	-11	N.	M. 1001.
SM850 Band SM8	Parameter	Specification			Unit	Condition
	GSM850 Band	Min.	Тур.	Max.	VT.N WT.M	All unused RF ports terminated in 50Ω , Input and Output= 50Ω , Temperature= 25 °C, V_{BATT} = $3.6V$, Mode=TXLB, GSM timeslots ≤ 2 ,
	Operating Frequency	824	White I	849	MHz	41,1003.
Section Sect	Input Power (P _{IN})	0	3	6	dBm	at MAN CON.C.
Description Section	Input VSWR		W TIN	2.5	X:1	P _{OUT} =6.5 dBm to Max
Section Sec	Maximum Output Power (Nominal)	34.5	36.4	1007.	dBm	P _{IN} =3dBm, Temp=+25 °C, V _{BATT} =3.6V
Power) Power Added Efficiency (Rated Power) 40 44.5 50 % Pout=34.5dBm upply Current (Rated Power) 1560 1750 1955 mA Pout=34.5dBm upply Current (Low Power) 130 mA Pout=6.5dBm eceive Band Noise Power Pout≤34.5dBm, Bandwidth=100kHz 869 MHz to 894 MHz (CEL) -82 -80 dBm 20MHz noise 1930 MHz to 1990 MHz (PCS) -118 -105 dBm Out of band noise armonics 2Fo -25 -10 dBm 4Fo to 12.75 GHz -25 -15 dBm Typical value of 4Fo tability Under Load Mismatch (Spurious Emissions) -36 dBm Typical value of 4Fo Output Load VSWR=6:1, All phase an PIN od Bm to 6dBm, V _{RAMP} ≤V _{RAMP_R} proward Isolation 1 -45 -30 dBm Mode=Standby, PIN = Max, V _{RAMP} = Min Mode=TXLB, PIN = Max, V _{RAMP} = Min Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≤ V _{RAMP_RP} proward Isolation 2 -22 -15 dBm Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≥ V _{RA}	Maximum Output Power (Extreme)	32.5	33.6		dBm	P _{IN} =0dBm, Temp=+85 °C, V _{BATT} =3.0V
Power Power Power Pour = 34.5 dBm Pou	Power Added Efficiency (Max Power)	48	55.5	N.100	%	WWW.Too
Description	Power Added Efficiency (Rated Power)	40	44.5	50	%	P _{OUT} =34.5dBm
Receive Band Noise Power Pout ≤ 34.5 dBm, Bandwidth = 100 kHz	Supply Current (Rated Power)	1560	1750	1955	mA	P _{OUT} =34.5dBm
S69 MHz to 894 MHz (CEL)	Supply Current (Low Power)	WILL	130	×11	mA	P _{OUT} =6.5dBm
1930MHz to 1990 MHz (PCS) armonics 2Fo -25 -10 dBm 3Fo 3Fo -33 -15 dBm 4Fo to 12.75 GHz tability Under Load Mismatch (Spurious Emissions) uggedness Under Load Mismatch No damage or permanent degradation to device Drivard Isolation 1 -45 -30 dBm Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≤V _{RAMP,RP} V _{RAMP} ≤V _{RAMP,RP} Drivard Isolation 2 -43 -25 dBm Out of band noise Dut of band noise Out of band noise Pout ≤ 34.5 dBm Out of band noise Dut dBm Out of band Out of band noise Dut dBm Out of band noise Dut dBm Out of band noise Dut dBm Out of Bm Out of Bm Out of Bm Out of 4Fo Out of Bm Out of AFO Out of Bm Out of AFO Out of Bm Out of Bm Out of AFO Out of Bm Out of AFO Out of Bm Out of AFO Out of Bm Out of Bm Out of AFO Out of Bm Out of	Receive Band Noise Power	Mr	II 🔻	MAN	anv.C	P _{OUT} ≤34.5dBm, Bandwidth=100kHz
armonics 2Fo	869 MHz to 894 MHz (CEL)	Mi	-82	-80	dBm	20MHz noise
2Fo -25 -10 dBm 3Fo -33 -15 dBm 4Fo to 12.75 GHz -25 -15 dBm Typical value of 4Fo tability Under Load Mismatch (Spurious Emissions) -36 dBm Output Load VSWR=6:1, All phase an PIN=0 dBm to 6dBm, V _{RAMP} ≤V _{RAMP,RI} uggedness Under Load Mismatch No damage or permanent degradation to device Output Load VSWR=10:1, All phase an Temp=-20 °C to +85 °C, V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤V _{RAMP,RP} orward Isolation 1 -45 -30 dBm Mode=Standby, PIN=Max, V _{RAMP} =Min orward Isolation 2 -22 -15 dBm Measured at HB_RFOUT, Mode=TXLB undamental Cross Coupling -19 +5 dBm Measured at HB_RFOUT, Mode=TXLB Fo, 3Fo, Harmonic Cross -43 -25 dBm Measured at HB_RFOUT, Mode=TXLB	1930 MHz to 1990 MHz (PCS)	17	-118	-105	dBm	Out of band noise
3F0 -33 -15 dBm Typical value of 4F0 to 12.75 GHz -25 -15 dBm Typical value of 4F0 tability Under Load Mismatch (Spurious Emissions) uggedness Under Load Mismatch (Spurious Emissions) uggedness Under Load Mismatch (Spurious Emissions) No damage or permanent degradation to device Temp=-20 °C to +85 °C, VBATT=3.0V to 4.6V, VRAMP≤VRAMP_RP orward Isolation 1 -45 -30 dBm Mode=Standby, PIN=Max, VRAMP=Min orward Isolation 2 -22 -15 dBm Mode=TXLB, PIN=Max, VRAMP=Min Minumatch Mismatch Mode=TXLB, PIN=Max, VRAMP=Minumatch Mode=TXLB, P	Harmonics	OM		-1111	1.1	P _{OUT} ≤34.5dBm
4Fo to 12.75 GHz 4Fo to 12.75 GHz -25 -15 dBm Typical value of 4Fo Output Load VSWR=6:1, All phase any Pin=0 dBm to 6dBm, V _{RAMP} ≤V _{RAMP_R} Output Load VSWR=6:1, All phase any Pin=0 dBm to 6dBm, V _{RAMP} ≤V _{RAMP_R} Output Load VSWR=10:1, All phase any Temp=-20 °C to +85 °C, V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤V _{RAMP_RP} Orward Isolation 1 -45 -30 dBm Mode=Standby, Pin=Max, V _{RAMP} =Min Orward Isolation 2 -22 -15 dBm Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≤V _{RAMP_RP} Fo, 3Fo, Harmonic Cross -43 -25 dBm Measured at HB_RFOUT, Mode=TXLB	2Fo	-Mo-	-25	-10	dBm	COM.
tability Under Load Mismatch (Spurious Emissions) Under Load VSWR=6:1, All phase and Pin Odbm to 6dBm, V _{RAMP} ≤ V _{RAMP} Rivers (Spurious Emissions) Unique Load VSWR=10:1, All phase and Device (Spurious Emissions) Unique Load VSWR=10:1, All phase and Temp=:20 °C to +85 °C, V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤ V _{RAMP} Rivers (V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤ V _{RAMP} = Min (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=6:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions) Unique Load VSWR=10:1, All phase and Pin Odbm (Spurious Emissions)	3Fo	Con	-33	-15	dBm	TO THE NEW
(Spurious Emissions) P _{IN} =0 dBm to 6dBm, V _{RAMP} ≤V _{RAMP_R} uggedness Under Load No damage or permanent degradation to Output Load VSWR=10:1, All phase and temp=-20 °C to +85 °C, V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤V _{RAMP_RP} orward Isolation 1		CON	-25	15	dBm	
Mismatch device Temp=-20 °C to +85 °C, V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤V _{RAMP_RP} orward Isolation 1 -45 -30 dBm Mode=Standby, P _{IN} =Max, V _{RAMP} =Mir orward Isolation 2 -22 -15 dBm Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min undamental Cross Coupling -19 +5 dBm Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≤V _{RAMP_RP} Fo, 3Fo, Harmonic Cross -43 -25 dBm Measured at HB_RFOUT, Mode=TXLB		Y.CO	M.T.W	-36	dBm	Output Load VSWR=6:1, All phase angles P _{IN} =0dBm to 6dBm, V _{RAMP} ≤V _{RAMP_RP}
orward Isolation 2 -22 -15 dBm Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min undamental Cross Coupling -19 +5 dBm Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≤V _{RAMP} _RP Fo, 3Fo, Harmonic Cross -43 -25 dBm Measured at HB_RFOUT, Mode=TXLB	Ruggedness Under Load Mismatch	No damage		gradation to	NWW.	Output Load VSWR=10:1, All phase angle Temp=-20 °C to +85 °C, VBATT=3.0V to 4.6V, VRAMP VRAMP_RP
undamental Cross Coupling -19 +5 dBm Measured at HB_RFOUT, Mode=TXLB V _{RAMP} ≤V _{RAMP_RP} Fo, 3Fo, Harmonic Cross -43 -25 dBm Measured at HB_RFOUT, Mode=TXLB	Forward Isolation 1	- N C	-45	-30	dBm	Mode=Standby, P _{IN} =Max, V _{RAMP} =Min
V _{RAMP} ≤V _{RAMP_RP} Fo, 3Fo, Harmonic Cross -43 -25 dBm Measured at HB_RFOUT, Mode=TXLB	Forward Isolation 2	100	-22	-15	dBm	Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min
	Fundamental Cross Coupling	V.100Y	-19	+5	dBm	$\begin{array}{l} \text{Measured at HB_RFOUT, Mode=TXLB,} \\ \text{V_{RAMP}\le$V_{\text{RAMP_RP}}$} \end{array}$
VRAMP≥VRAMP_RP	2Fo, 3Fo, Harmonic Cross Coupling	W.100	-43	-25	dBm	Measured at HB_RFOUT, Mode=TXLB, V _{RAMP} ≤V _{RAMP} RP

Note: V_{RAMP_RP} is defined as the V_{RAMP} voltage required to achieve 34.5dBm at Output load=50 Ω , V_{BATT} =3.6V, Temperature=25 °C, P_{IN} =3dBm.



RF3194					RFMD • 10
					rfmd.com
Davamatav	Specification			-011J.:	Condition
Parameter	Min.	Тур.	Max.	Unit	Condition
GSM900 Band		WWW.100	07.CO	N.TW M.TV	Unless otherwise stated: All unused RF ports terminated in 50Ω , Input and Output= 50Ω , Temperature= $25 ^{\circ} \text{C}$, $V_{\text{BATT}} = 3.6 \text{V}$, Mode=TXLB, GSM timeslots ≤ 2 , $P_{\text{IN}} = 3 \text{dBm}$, $V_{\text{RAMP}} = \text{Max}$
Operating Frequency	836	11 4	915	MHz	11 100 2.
nput Power (P _{IN})	0	3	6	dBm	THE TANK OF C
nput VSWR	44	11	2.5	X:1	P _{OUT} =6.5 dBm to Max
Maximum Output Power (Nominal)	34.5	35.8	4007	dBm	P _{IN} =3dBm, Temp=+25 °C, V _{BATT} =3.6V
Maximum Output Power (Extreme)	32.3	33.0	M.F.	dBm	P _{IN} =0dBm, Temp=+85 °C, V _{BATT} =3.0V
ower Added Efficiency (Max Power)	50	57	V.V.100	%	VIN MANATORY
Power Added Efficiency (Rated Power)	43	48.5	56	%	P _{OUT} =34.5dBm
Supply Current (Rated Power)	1400	1610	1800	mA	P _{OUT} =34.5dBm
upply Current (Low Power)		120	MAN .	mA	P _{OUT} =6.5 dBm
eceive Band Noise Power	Oh	an i	TINN.		P _{OUT} ≤34.5dBm, Bandwidth=100kHz
925 MHz to 935 MHz (EGSM)		-80	-76	dBm	10 MHz noise
935 MHz to 960 MHz (EGSM)	CO.	-82	-80	dBm	20MHz noise
1805 MHz to 1880 MHz (DCS)	COM	-118	-105	dBm	Out of band noise
Harmonics		17.77	1/4	-XX 100	P _{OUT} ≤34.5dBm
2Fo	A.Co.	-18	-10	dBm	W.C. THE
3Fo	- 60	-36	-15	dBm	COM
4Fo to 12.75GHz	W.C.	-33	-15	dBm	Typical value of 4Fo
Stability Under Load Mismatch (Spurious Emissions)	nov.C	ON TW	-36	dBm	Output Load VSWR=6:1, All phase angles, P _{IN} =0dBm to 6dBm, V _{RAMP} ≤V _{RAMP_RP}
Ruggedness Under Load Mismatch	No damage	or permanent de device	gradation to	WWW	Output Load VSWR=10:1, All phase angles, Temp=-20 °C to +85 °C, V_{BATT} =3.0V to 4.6V, V_{RAMP} \leq V_{RAMP} $_{RP}$
Forward Isolation 1	C 100 x	-37	-30	dBm	Mode=Standby, P _{IN} =Max, V _{RAMP} =Min
Forward Isolation 2		-22	-15	dBm	Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min
Fundamental Cross Coupling	W.100	C-10	+5	dBm	Measured at HB_RFOUT, Mode=TXLB, V _{RAMP} ≤V _{RAMP_RP}
2Fo, 3Fo, Harmonic Cross	MAIN	-34	-25	dBm	Measured at HB_RFOUT, Mode=TXLB, V _{RAMP} ≤V _{RAMP} RP

Note: $V_{RAMP\ RP}$ is defined as the $\overline{V_{RAMP}}$ voltage required to achieve 34.5 dBm at Output load = 50Ω , V_{BATT} = 3.6V, Temperature = $25\,^{\circ}$ C, $P_{IN}=3dBm$.

> 特力材料886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



Character	Specification			Willians	MANA CONTRACTOR	
Parameter	Min.	Тур.	Max.	Unit	Condition	
GSM1800 Band	111	MM.1002	V.COM	M.TW T.TW	Unless otherwise stated: All unused RF ports terminated in 50Ω , Input and Output= 50Ω , Temperature= 25° C, V_{BATT} = $3.6V$, Mode=TXHB, GSM timeslots≤ 2 , P_{IN} = $3dBm$, V_{RAMP} = Max	
Operating Frequency	1710	WW	1785	MHz	11003.	
Input Power (P _{IN})	0	3	6	dBm	NWW COV.C	
Input VSWR		TXV.	2.5	X:1	P _{OUT} =2.0 dBm to Max	
Maximum Output Power (Nominal)	32.0	33.4	1007.	dBm	P _{IN} =3dBm, Temp=+25 °C, V _{BATT} =3.6V	
Maximum Output Power (Extreme)	30.0	30.8	1.1	dBm	P _{IN} =0dBm, Temp=+85 °C, V _{BATT} =3.0V	
Power Added Efficiency (Max Power)	43	51	N.100	% N	MAM. Too	
Power Added Efficiency (Rated Power)	37.5	43	49	%	P _{OUT} =32.0dBm	
Supply Current (Rated Power)	900	1020	1170	mA	P _{OUT} =32.0dBm	
Supply Current (Low Power)	WILL	120	×1.1	mA	P _{OUT} =2.0dBm	
Receive Band Noise Power	Mar	J «	MM.	anv.C	P _{OUT} ≤32.0dBm, Bandwidth=100kHz	
925 MHz to 960 MHz (EGSM)	JM. 1	-98	-90	dBm	Out of band noise	
1805 MHz to 1880 MHz (DCS)	T 1	-86	-80	dBm	20 MHz noise	
Harmonics	Ohr	- XXI	TIM!	1.1	P _{OUT} ≤32.0dBm	
2Fo	-ovi	-38	-10	dBm	COM.	
3Fo	Co	-20	-15	dBm		
4Fo to 12.75GHz	CON	-22	-15	dBm	Typical value of 4Fo	
Stability Under Load Mismatch (Spurious Emissions)	1.00	I.TW	-36	dBm	Output Load VSWR=6:1, All phase angles P_{IN} =0dBm to 6dBm, V_{RAMP} \leq V_{RAMP_RP}	
Ruggedness Under Load Mismatch	No damage	or permanent de device	gradation to	NWW.1	Output Load VSWR=10:1, All phase angle Temp=-20 °C to +85 °C, V _{BATT} =3.0V to 4.6V, V _{RAMP} ≤ V _{RAMP_RP}	
Forward Isolation 1	~1 C	-45	-30	dBm	Mode=Standby, P _{IN} =Max, V _{RAMP} =Min	
Forward Isolation 2	100 -	-24	-15	dBm	Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min	

Note: V_{RAMP_RP} is defined as the V_{RAMP} voltage required to achieve 32.0dBm at Output load=50 Ω , V_{BATT} =3.6V, Temperature=25 °C, Note: V_{RAMP_RP} is defined as the V_{RAMP WWW.100Y.COM.TW $P_{IN} = 3dBm$.



RF3194					RFMD 👊
					rfmd.com
CON	Specification			-011J-1	ANN ALLIES CONT.
Parameter	Min.	Тур.	Max.	Unit	Condition
GSM1900 Band		MAN'100	07.CO	M.TW OM.TV	Unless otherwise stated: All unused RF ports terminated in 50Ω , Input and Output= 50Ω , Temperature= 25° C, V_{BATT} = 3.6 V, Mode=TXHB, GSM timeslots \leq 2, P_{IN} = 3 dBm, V_{RAMP} =Max
Operating Frequency	1850	11 44	1910	MHz	M. M. 1007.
Input Power (P _{IN})	0	3	6	dBm	THE WAY CO
Input VSWR	44	-17	2.5	X:1	P _{OUT} =2.0dBm to Max
Maximum Output Power (Nominal)	32.0	32.8	400	dBm	P _{IN} =3dBm, Temp= +25 °C, V _{BATT} =3.6V
Maximum Output Power (Extreme)	29.5	30.4	M.F.	dBm	P _{IN} =0dBm, Temp= +85 °C, V _{BATT} =3.0V
Power Added Efficiency (Max Power)	47	53	VW.10	%	VIII MMM.100
Power Added Efficiency (Rated Power)	40	46	52	%.CC	P _{OUT} =32.0dBm
Supply Current (Rated Power)	850	950	1100	mA	P _{OUT} =32.0dBm
Supply Current (Low Power)	TILL	120	1111	mA	P _{OUT} =2.0dBm
Receive Band Noise Power	Ois	CN.	WWW	· Voo	P _{OUT} ≤32.0dBm, Bandwidth=100kHz
869MHz to 894MHz (EGSM)		-104	-98	dBm	Out of band noise
1930MHz to 1990MHz (DCS)	U . 1	-88	-80	dBm	20MHz noise
Harmonics	COM	-33	-111	W. P	P _{OUT} ≤32.0dBm
2Fo		-28	-10	dBm	COMPT
3Fo	V.Co.	-25	-15	dBm	NI NI
4Fo to 12.75GHz		-20	-10	dBm	Typical value of 4Fo
Stability Under Load Mismatch (Spurious Emissions)	07.0	M.TW	-36	dBm	Output Load VSWR=6:1, All phase angles, P_{IN} =0dBm to 6dBm, V_{RAMP} \leq V_{RAMP} _RP
Ruggedness Under Load Mismatch	No damage	or permanent de device	gradation to	WWW	Output Load VSWR=10:1, All phase angles, Temp=-20 °C to +85 °C, VBATT=3.0V to 4.6V, VRAMP VRAMP_RP
Forward Isolation 1		-32	-27	dBm	Mode=Standby, P _{IN} =Max, V _{RAMP} =Min
Forward Isolation 2	(1 100 3	-27	-18	dBm	Mode=TXLB, P _{IN} =Max, V _{RAMP} =Min

Note: $V_{RAMP\ RP}$ is defined as the V_{RAMP} voltage required to achieve 32.0 dBm at Output load = 50Ω , V_{BATT} = 3.6 V, Temperature = $25\,^{\circ}$ C, WWW.100Y.COM.TW P_{IN}=3dBm.

> 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



	fmd.com	
Pin	Function	Description
1	HB_RFIN	RF input to the high band power amplifier. DC blocked inside the module.
2	BS	Digital input enables either the low band or high band amplifier within the module. A logic low selects Low Ban (GSM850/EGSM900), a logic high selects High Band (DCS1800/PCS1900). This pin is a high impedance CMO input with no pull-up or pull-down resistors.
3	TXEN	Digital input enables or disables the internal circuitry. When disabled, the module is in the OFF state, and draw virtually zero current. This pin is a high impedance CMOS input with no pull-up or pull-down resistors.
4	VBATT	Main DC power supply for all circuitry in the module. Traces to this pin will have high current pulses during tran mit operation. Proper decoupling and routing to handle this condition should be observed.
5	VRAMP	The voltage on this pin controls the output power by varying the internally regulated collector voltage on the amplifiers. This pin provides an impedance of approximately 60 k Ω . This is a high bandwidth input, so filter considerations for performance must be addressed externally.
6	NC	No connection
7	GND	Ground
8	LB_RFIN	RF input to the low band power amplifier. DC blocked inside the module.
9	LB_RFOUT	RF output from the low band power amplifier. DC blocked inside the module.
10	GND	Ground
11	GND	Ground
12	GND	Ground
13	GND	Ground
14	GND	Ground
15 <	GND	Ground
16	HB_RFOUT	RF output from the high band power amplifier. DC blocked inside the module.
17	GND	Ground. Main thermal heat sink and electrical ground.

Pin Out

WWW.100Y.COM.TV Top Down View **HB RFIN** 16 **HB RFOUT** 1 **BAND SEL** 15 2 GND OOY.COM.TW **TXEN** 3 14 GND 100Y.COM.TW 13 4 **GND VBATT** 17 **GND** 12 **VRAMP** 5 W.100Y.COM. **GND** NC 11 6 GND 10 **GND** 7 **GND** 8 9 LB RFIN LB RFOUT



Theory of Operation

Overview

The RF3194 is designed for use as the GSM power amplifier in the transmit section of mobile phones covering the GSM850, EGSM900, DCS1800, and PCS1900MHz frequency bands. The RF3194 is a high power, saturated transmit module containing RFMD's patented PowerStar® Architecture. The module includes a multi function CMOS controller, GaAs HBT power amplifier, and matching circuitry. A single analog voltage controls output power for GSM PCLs and ramping. This analog voltage can be driven from the transceiver DAC to provide very predictable power control, enabling handset manufacturers to achieve simple and efficient phone calibration in production.

Additional Features

Current Limiter

During normal use, a mobile phone antenna will be subjected to a variety of conditions that can affect its designed resonant frequency. This shift in frequency appears as a varying impedance to a power amplifier connected to the antenna. As the impedance presented to the PA varies, so does the output power and current to the power amplifier. If left uncontrolled, power amplifier current can peak at high levels that starve other circuitry, connected to the same supply, of the required voltage to operate. This can result in a reset or shutdown of the mobile phone. The RF3194 contains an active circuit that monitors the current and adjusts the internal power control loop to prevent peak current from going above 2.6A. While this current limiter can limit transmitted power under situations where the antenna is operating at very low efficiency, it is typically more acceptable for users to have a dropped call than a phone reset.


GMSK Operation

GMSK modulation is a constant RF envelope modulation scheme which encodes information in the phase of the signal while amplitude variation is suppressed. Since no information is included in the amplitude of the signal, GMSK transmit is not sensitive to amplitude non-linearity of the power amplifier, allowing it to operate in deep class AB or class C saturation for optimum efficiency. The GMSK power envelope may controlled by any one of a number of power control schemes.

During GMSK transmit RF3194 operates as a traditional PowerStar[®] module. The basic circuit diagram is shown in Figure 1. The PowerStar[®] control circuit receives an analog voltage (V_{RAMP}) which sets the amplifier output power. The PowerStar[®] I architecture is essentially a closed loop method of power control that is invisible to the user. The V_{RAMP} voltage is used as a reference to a high speed linear voltage regulator which supplies the collector voltage to all stages of the amplifier. The base bias is fixed at a point that maintains deep class AB or class C transistor saturation. Because the amplifier remains in saturation at any power level, performance sensitivity to temperature, frequency, voltage and input drive level is essentially eliminated, ensuring robust performance within the ETSI power versus time mask.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787





The PowerStar® power control relationship is described in Equation 1 where V_{CC} is the voltage from the linear regulator and the other variables are constants for a given amplifier design and load. The equation shows that load impedance affects output power, but to a lesser degree than V_{CC} supply variations. Since the architecture regulates V_{CC} , the dominant cause of power variation is eliminated. Another important result is that the equation provides a very linear relationship between V_{RAMP} and output power expressed as V_{PMS} .

$$P_{OUT}dBm = 10 \cdot \log \left[\frac{(2 \cdot V_{CC} - V_{SAT})^2}{8 \cdot R_{LOAD} \cdot 10^{-3}} \right]$$

Equation 1: Output Power versus Voltage Relationship

The RF signal applied at RFIN of the amplifier must be a constant amplitude signal and should be high enough to saturate the amplifier. The input power range is indicated in the specifications. Power levels below this range will result in reduced maximum output power and the potential for more variation of output power over extreme conditions. Higher input power is unnecessary and will require more current in the circuitry driving the power amplifier. A higher input power may also couple to the output and will increase the minimum output power level.


Power On (Timing) Sequence

In the Power-On Sequence, there are some important set-up times associated with the control signals of the amplifier module. Refer to the logic table for control signal functions. One of the critical relationships is the settling time between TXEN going high and when V_{RAMP} can begin to increase. This time is often referred to as the "pedestal" and is required so that the internal

power control loop and bias circuitry can settle after being turned on. The PowerStar[®] architecture usually requires approximately $1 - 2 \mu s$ for proper settling of the power control loop.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787





Power On Sequence:

- 1. Apply VBATT
- 2. Apply BS
- 3. Apply RFIN
- Apply VRAMP pedestal value (~0.25V)
- 5. Apply TXEN
- 6. Increase VRAMP for desired output power

Steps 2, 3, 4 can occur at the same time.

RFIN can be applied at any time without damage. For good transient response, RFIN must be applied before power ramp begins.

The Power Down Sequence is the reverse order of the Power On Sequence.


Power Ramping

The power ramp waveform must be created such that the output power falls into the ETSI power versus time mask. The ability to ramp the RF output power to meet ETSI switching transient and time mask requirements partially depends upon the predictability of output power versus V_{RAMP} response of the power amplifier. The PowerStar® control loop is very capable of meeting switching transient requirements with the proper raised cosine waveform applied to the V_{RAMP} input. Ramp times between 10 and 14 µs can be optimized to provide excellent switching transients at high power levels. Shorter ramps will have a higher rate of change which will produce higher transients. Longer ramps may have difficulty meeting the time mask. Optimization needs to include all power levels as the time mask requirements change with P_{OUT} levels.

The RF3194 does not include a power control loop saturation detection/correction circuit such as the V_{BATT} tracking circuit found in some PowerStar® modules. If V_{RAMP} is set to a voltage where the FET pass-device in the linear regulator saturates, the response time of the regulated voltage (V_{CC}) slows significantly. Upon ramp-down, the saturated linear regulator does not react immediately, and the output power does not follow the desired ramp-down curve. The result is a discontinuity in the output power ramp and degraded switching transients. To prevent this from happening, V_{RAMP} must be limited as the supply voltage is reduced. By maintaining $V_{RAMP} \le 0.345*V_{BATT}+0.26$, the linear regulator will avoid deep saturation and serious switching transient degradation will be avoided.



Application Schematic




Notes:

- * Suggested values only. Actual requirements will vary with application.
- **All RF paths should be designed as 50Ω microstrip or stripline.
- ***NC pins on this module can be connected to ground.
- **** π matching network is suggested because it is flexible enough for the tuning needs of most applications. Component values are not given as they are application specific.



Evaluation Board Schematic




材 料 886-3-5753170 特力 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



Evaluation Board Layout Board Size 2.0" x 2.0"


Board Thickness 0.042", Board Material R04003 Top Layer, FR-4 Core and Bottom Layer




勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



Package Drawing



Branding Diagram



Pin 1 Indicator

Date Code = Year WW = Week



PCB Design Requirements


PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 2 to 5 μ inch inch gold over 180 μ inch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land and Solder Mask Pattern




PCB Metal Land Pattern

PCB Solder Mask Pattern



PCB Stencil Pattern

A = 0.338 x 0.338 mm B = 0.376 x 0.338 mm C = 1.206 x 1.800 mm



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787



Tape and Reel

Carrier tape basic dimensions are based on EIA 481. The pocket is designed to hold the part for shipping and loading onto SMT manufacturing equipment, while protecting the body and the solder terminals from damaging stresses. The individual pocket design can vary from vendor to vendor, but width and pitch will be consistent.

Carrier tape is wound or placed onto a shipping reel either 330 mm (13 inches) in diameter or 178 mm (7 inches) in diameter. The center hub design is large enough to ensure the radius formed by the carrier tape around it does not put unnecessary stress on the parts.

Prior to shipping, moisture sensitive parts (MSL level 2a-5a) are baked and placed into the pockets of the carrier tape. A cover tape is sealed over the top of the entire length of the carrier tape. The reel is sealed in a moisture barrier ESD bag with the appropriate units of desiccant and a humidity indicator card, which is placed in a cardboard shipping box. It is important to note that unused moisture sensitive parts need to be resealed in the moisture barrier bag. If the reels exceed the exposure limit and need to be rebaked, most carrier tape and shipping reels are not rated as bakeable at 125 °C. If baking is required, devices may be baked according to section 4, table 4-1, of Joint Industry Standard IPC/JEDEC J-STD-033.

The table below provides information for carrier tape and reels used for shipping the devices described in this document.

Tape and Reel

RFMD Part Number	Reel Diameter Inch (mm)	Hub Diameter Inch (mm)	Width (mm)	Pocket Pitch (mm)	Feed	Units per Reel
RF3194TR13	13 (330)	4 (102)	12.9	8	Single	2500
RF3194TR7	7 (178)	2.4 (61)	12.9	V.C. 8	Single	750

