勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw





INA111

High Speed FET-Input INSTRUMENTATION AMPLIFIER

FEATURES

- FET INPUT: I_B = 20pA max
- HIGH SPEED: T_s = 4μs (G = 100, 0.01%)
- LOW OFFSET VOLTAGE: 500μV max
- LOW OFFSET VOLTAGE DRIFT: 5μV/°C max
- HIGH COMMON-MODE REJECTION: 106dB min
- 8-PIN PLASTIC DIP, SOL-16 SOIC

APPLICATIONS

- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


DESCRIPTION

The INA111 is a high speed, FET-input instrumentation amplifier offering excellent performance.

The INA111 uses a current-feedback topology providing extended bandwidth (2MHz at G=10) and fast settling time (4 μ s to 0.01% at G=100). A single external resistor sets any gain from 1 to over 1000.

Offset voltage and drift are laser trimmed for excellent DC accuracy. The INA111's FET inputs reduce input bias current to under 20pA, simplifying input filtering and limiting circuitry.

The INA111 is available in 8-pin plastic DIP, and SOL-16 surface-mount packages, specified for the -40°C to +85°C temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At T_A = +25°C, V_S = ±15V, R_L = 2k Ω , unless otherwise noted.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw


	CONDITIONS	INA111BP, BU			INA111AP, AU			
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
NPUT	WWW.		TIN	Al An .	-1003	.0	W	
Offset Voltage, RTI	100		7. 7		1.10	LI COMI.		
Initial	$T_A = +25^{\circ}C$		±100 ± 500/G	±500 ± 2000/G	- 400	±200 ± 500/G	±1000 ±5000/G	μV
vs Temperature	$T_A = T_{MIN}$ to T_{MAX}		±2 ± 10/G	±5 ± 100/G	11.10	±2 ± 20/G	±10 ± 100/G	μV/°C
vs Power Supply	$V_{S} = \pm 6V \text{ to } \pm 18V$		2 +10/G	30 + 100/G	- 40	*	*	μV/V
mpedance, Differential	10		1012 6		. W. IV	*		Ω pF
Common-Mode			1012 3		N	*		Ω pF
nput Common-Mode Range		±10	±12		*	*	1/7. 2	V
Common-Mode Rejection	$V_{CM} = \pm 10V$, $\Delta R_S = 1k\Omega$		CO. TIM		A			
	G = 1	80	90		75	*	Mr.	dB
	G = 10	96	110		90	*	WT.	dB
	G = 100	106	115		100	*	UM.	dB
	G = 1000	106	115		100	*	WT	dB
IAS CURRENT		N.JO	±2	±20		*	*	pA
FSET CURRENT	N WW	-110	±0.1	±10	4	*	*	pA
DISE VOLTAGE, RTI	$G = 1000, R_S = 0\Omega$	11-1-	±0.1	±10	W	411.	CU	PA
f = 100Hz	5 - 1000, Ng - 032		13		4 '	*	COM.	nV/√Hz
f = 1kHz	-31		10		11	*	N.Co	nV/√Hz
f = 10kHz	3.44		10		4	*	COM.	nV/√Hz
$f_B = 0.1Hz$ to $10Hz$			10 CC		4	*	NY.Co	μVр-р
Noise Current	(3.4)		100,7.		· ·	- W.1	M	μνρ-ρ
f = 10kHz			0.8			*	OOX.CO.	fA/√Hz
AIN N. 100	M. I	-711	M.Ing	ONI		TWW.	A CO	TXX.
Sain Equation			1 + (50kΩ/ R_G)			*	1001.	V/V
ange of Gain	DIM.	1	J. 10	10000	*		*	V/V
ain Error	$G = 1, R_L = 10k\Omega$		±0.01	±0.02	7	*	0.05	%
	$G = 10, R_L = 10k\Omega$		±0.1	±0.5	- 1	*	*	%
	$G = 100, R_L = 10k\Omega$		±0.15	±0.5		*	±0.7	%
	$G = 1000, R_L = 10k\Omega$		±0.25	±1)	-1	*	±2	%
Gain vs Temperature	G = 1		±1	±10		*	*	ppm/°C
50kΩ Resistance ⁽¹⁾	COMP		±25	±100	-1	*	*	ppm/°C
Ionlinearity	G = 1		±0.0005	±0.005		*	*	% of FSR
700 July 100	G = 10		±0.001	±0.005	- XI	*	±0.01	% of FSR
	G = 100		±0.001	±0.005	WITE	*	±0.01	% of FSR
	G = 1000		±0.005	±0.02	Mr.	*	±0.04	% of FSR
JTPUT	M.TV			11001.	MIL		1 10 TO	0 > 0(
'oltage	$I_O = 5mA$, T_{MIN} to T_{MAX}	±11	±12.7		*	*		V.V
oad Capacitance Stability	1007.		1000		M_{ij}	*		pF
nort Circuit Current	CON	TV2	+30/–25	N. CON	, O.S.	*		mA
EQUENCY RESPONSE	The COM				COM	- XV.	WW	MITES
andwidth, -3dB	G = 1 G = 10		2 2		_ 1	*	111111111111111111111111111111111111111	MHz
	G = 10 G = 100					*		MHz kHz
	G = 100 G = 1000		450 50		1.	*	As .	kHz kHz
lew Rate	$V_0 = \pm 10V$, $G = 2$ to 100		17		<1 CO	*	NIZ.	κπz V/μs
ettling Time, 0.01%	$V_0 = \pm 10V, G = 210100$ G = 1		2		DY.	*	11, 1	
eming fille, 0.01%	G = 10		2 2		-1 C	*	- 47	μs
	G = 10 G = 100		4		107.0			μs
	G = 100 G = 1000				- (*		μs
rarland Bassyons	50% Overdrive		30		OOY.	*		μs
erload Recovery	50 % Overance	·Mo	1	TON W	LU ^U	O *		μs
OWER SUPPLY	MAL TOUR	10-1	TW	140	100%	Time		11.24
oltage Range	TV Nov	±6	±15	±18	*	* * * * * * * * * * * * * * * * * * * *	*	V
ırrent	V _{IN} = 0V		±3.3	±4.5	- 100°	*	*	mA
EMPERATURE RANGE	I INW.IOC	4 CO	NI.	05 X X X	M.r	A.COM.	cW.	William
Specification	11 11	-40	TIL	85	*	Mr.	*	°C
Operating	1111111111	-40	DIVI	125	*	of Con.	*	°C
JA	< 3 N 1 1 1 1 1 1 1 1 1		100			*	k 1 1 1 1 1	°C/W

^{*} Specification same as INA111BP.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage	±18V
Input Voltage Range	
Output Short-Circuit (to ground)	
Operating Temperature	40°C to +125°C
Storage Temperature	40°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
71 7110	

NOTE: Stresses above these ratings may cause permanent damage.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

PRODUCT	PACKAGE	TEMPERATURE RANGE
INA111AP	8-Pin Plastic DIP	-40°C to +85°C
INA111BP	8-Pin Plastic DIP	-40°C to +85°C
INA111AU	SOL-16 Surface-Mount	-40°C to +85°C
INA111BU	SOL-16 Surface-Mount	-40°C to +85°C

PACKAGE INFORMATION


PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
INA111AP	8-Pin Plastic DIP	006
INA111BP	8-Pin Plastic DIP	006
INA111AU	16-Pin Surface Mount	211
INA111BU	16-Pin Surface Mount	211


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.





TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.




















TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25$ °C, $V_S = \pm 15$ V, unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25$ °C, $V_S = \pm 15$ V, unless otherwise noted.
















APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA111. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 2Ω in series with the Ref pin will cause a typical device with 90dB CMR to degrade to approximately 80dB CMR (G=1).

SETTING THE GAIN

Gain of the INA111 is set by connecting a single external resistor, R_G :

$$G = 1 + \frac{50k\Omega}{R_c} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 1.

The $50k\Omega$ term in equation 1 comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA111.

The stability and temperature drift of the external gain setting resistor, $R_{\rm G}$, also affects gain. $R_{\rm G}$'s contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

DYNAMIC PERFORMANCE

The typical performance curve "Gain vs Frequency" shows that the INA111 achieves wide bandwidth over a wide range of gain. This is due to the current-feedback topology of the INA111. Settling time also remains excellent over wide gains.




FIGURE 1. Basic Connections

The INA111 exhibits approximately 6dB rise in gain at 2MHz in unity gain. This is a result of its current-feedback topology and is not an indication of instability. Unlike an op amp with poor phase margin, the rise in response is a predictable +6dB/octave due to a response zero. A simple pole at 700kHz or lower will produce a flat passband response (see Input Filtering).

The INA111 provides excellent rejection of high frequency common-mode signals. The typical performance curve, "Common-Mode Rejection vs Frequency" shows this behavior. If the inputs are not properly balanced, however, common-mode signals can be converted to differential signals. Run the $V_{\rm IN}^+$ and $V_{\rm IN}^-$ connections directly adjacent each other, from the source signal all the way to the input pins. If possible use a ground plane under both input traces. Avoid running other potentially noisy lines near the inputs.

NOISE AND ACCURACY PERFORMANCE

The INA111's FET input circuitry provides low input bias current and high speed. It achieves lower noise and higher accuracy with high impedance sources. With source impedances of $2k\Omega$ to $50k\Omega$ the INA114 may provide lower offset voltage and drift. For very low source impedance ($\leq 1k\Omega$), the INA103 may provide improved accuracy and lower noise.

OFFSET TRIMMING

The INA111 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. The op amp shown maintains low output impedance at high frequency. Trim circuits with higher source impedance should be buffered with an op amp follower circuit to assure low impedance on the Ref pin.




FIGURE 2. Optional Trimming of Output Offset Voltage.

BB INA111

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA111 is extremely high—approximately $10^{12}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than 10pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current if the INA111 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA111 and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




FIGURE 3. Providing an Input Common-Mode Current Path.

INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA111 is approximately $\pm 12V$ (or 3V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, A_1 and A_2 . The common-mode range is related to the output voltage of the complete amplifier—see performance curve "Input Common-Mode Range vs Output Voltage".

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100y.com.tw

A combination of common-mode and differential input voltage can cause the output of A_1 or A_2 to saturate. Figure 4 shows the output voltage swing of A_1 and A_2 expressed in terms of a common-mode and differential input voltages. For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA111 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA111 to increase the voltage swing.

Input-overload often produces an output voltage that appears normal. For example, consider an input voltage of +14V on one input and +15V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to the nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA111 will be near 0V even though both inputs are overloaded.

INPUT PROTECTION

Inputs of the INA111 are protected for input voltages from 0.7V below the negative supply to 15V above the positive power supply voltages. If the input current is limited to less than 1mA, clamp diodes are not required; internal junctions will clamp the input voltage to safe levels. If the input source can supply more than 1mA, use external clamp diodes as shown in Figure 5. The source current can be limited with series resistors R_1 and R_2 as shown. Resistor values greater than $10k\Omega$ will contribute noise to the circuit.

A diode formed with a 2N4117A transistor as shown in Figure 5 assures low leakage. Common signal diodes such as

the 1N4148 may have leakage currents far greater than the input bias current of the INA111 and are usually sensitive to light.

INPUT FILTERING

The INA111's FET input allows use of an R/C input filter without creating large offsets due to input bias current. Figure 6 shows proper implementation of this input filter to preserve the INA111's excellent high frequency commonmode rejection. Mismatch of the common-mode input capacitance (C₁ and C₂), either from stray capacitance or




FIGURE 5. Input Protection Voltage Clamp.




FIGURE 4. Voltage Swing of A₁ and A₂.

mismatched values, causes a high frequency common-mode signal to be converted to a differential signal. This degrades common-mode rejection. The differential input capacitor, C_3 , reduces the bandwidth and mitigates the effects of mismatch in C_1 and C_2 . Make C_3 much larger than C_1 and C_2 . If properly matched, C_1 and C_2 also improve CMR.

OUTPUT VOLTAGE SENSE (SOL-16 Package Only)

The surface-mount version of the INA111 has a separate output sense feedback connection (pin 12). Pin 12 must be connected, usually to the output terminal, pin 11, for proper operation. (This connection is made internally on the DIP version of the INA111.)

The output feedback connection can be used to sense the output voltage directly at the load for best accuracy. Figure 8 shows how to drive a load through series interconnection resistance. Remotely located feedback paths may cause instability. This can be generally be eliminated with a high frequency feedback path through C_1 .




FIGURE 6. Input Low-Pass Filter.




FIGURE 7. Bridge Transducer Amplifier.




FIGURE 8. Remote Load and Ground Sensing.




FIGURE 9. High-Pass Input Filter.





FIGURE 10. Galvanically Isolated Instrumentation Amplifier.





 $V_{\text{IN}} \bigcirc V_{\text{IN}} \bigcirc V_{\text$

FIGURE 11. AC-Coupled Instrumentation Amplifier.

FIGURE 12. Voltage Controlled Current Source.




FIGURE 13. Shield Driver Circuit.




FIGURE 14. Multiplexed-Input Data Acquisition System.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated