勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www.100v.com.tw





INA121

FET-Input, Low Power INSTRUMENTATION AMPLIFIER

FEATURES

- LOW BIAS CURRENT: ±4pA
- LOW QUIESCENT CURRENT: ±450µA
- LOW INPUT OFFSET VOLTAGE: ±200μV
- LOW INPUT OFFSET DRIFT: ±2μV/°C
- LOW INPUT NOISE: $20nV/\sqrt{Hz}$ at f = 1kHz (G =100)
- HIGH CMR: 106dB
- WIDE SUPPLY RANGE: ±2.25V to ±18V
- LOW NONLINEARITY ERROR: 0.001% max
- INPUT PROTECTION TO ±40V
- 8-PIN DIP AND SO-8 SURFACE MOUNT

APPLICATIONS

- LOW-LEVEL TRANSDUCER AMPLIFIERS Bridge, RTD, Thermocouple
- PHYSIOLOGICAL AMPLIFIERS ECG, EEG, EMG, Respiratory
- HIGH IMPEDANCE TRANSDUCERS
- **CAPACITIVE SENSORS**
- MULTI-CHANNEL DATA ACQUISITION
- PORTABLE, BATTERY OPERATED SYSTEMS
- **GENERAL PURPOSE INSTRUMENTATION**


DESCRIPTION

The INA121 is a FET-input, low power instrumentation amplifier offering excellent accuracy. Its versatile three-op amp design and very small size make it ideal for a variety of general purpose applications. Low bias current (±4pA) allows use with high impedance

Gain can be set from 1V to 10,000V/V with a single external resistor. Internal input protection can withstand up to ±40V without damage.

The INA121 is laser-trimmed for very low offset voltage ($\pm 200\mu V$), low offset drift ($\pm 2\mu V/^{\circ}C$), and high common-mode rejection (106dB at G = 100). It operates on power supplies as low as $\pm 2.25 \text{V}$ (+4.5V), allowing use in battery operated and single 5V systems. Quiescent current is only 450µA.

Package options include 8-pin plastic DIP and SO-8 surface mount. All are specified for the -40°C to +85°C industrial temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787

Http://www. 100y. com. tw

SPECIFICATIONS: $V_S = \pm 15V$


At $T_A = +25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , and IA reference = 0V, unless otherwise noted.

WW WY		INA121P, U			INA121PA, UA			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
NPUT	1007.	TIN		-311	10 x.			
Offset Voltage, RTI		17.	±200±200/G	±500±500/G		±300±200/G	±1000±1000/G	μV
vs Temperature			±2±2/G	±5±20/G		*	±15±20/G	μV/°C
vs Power Supply	$V_S = \pm 2.25 \text{V to } \pm 18 \text{V}$	Mr	±5±20/G	±50±150/G		*	*	μV/V
Long-Term Stability			±0.5	4/////		*	M	μV/mo
Impedance, Differential		UNT.	10 ¹² 1			*	-1	Ω pF
Common-Mode	$V_0 = 0V$	()	1012 12			*		Ω pF
	v ₀ = 0 v	S00.7	Text and Typical	Curvos		*		22 Pi
Input Voltage Range		See	ext and Typica			V.C.		V
Safe Input Voltage	V 42 5V to 42 5V	100	3.44	±40		Wo.	*	l v
Common-Mode Rejection	$V_{CM} = -12.5V$ to 13.5V	70	00	- TV	70	of Cor.		4D
T. COL	G = 1	78	86	1/1 .	72	*	17.7	dB
CONT.	G = 10	91	100	-11	85	*	TANK TO THE REAL PROPERTY.	dB
W. Co	G = 100	96	106		90	*		dB
W - 01/1.1	G = 1000	40	106		- 171N .	*	Mr.	dB
BIAS CURRENT	$V_{CM} = 0V$		±4	±50		*	*	pА
vs Temperature		S	ee Typical Curv	re		*	UM.	
Offset Current		O.V.C	±0.5			*	TV	pА
vs Temperature		UU E	ee Typical Cur	re l		*	LONI.	
NOISE, RTI	$R_S = 0\Omega$			Ń	NW	201	-1	N
Voltage Noise: f = 10Hz	$R_S = 0.02$ G = 100	100 1.	30	4.		*	TOM.	nV/√ Hz
f = 100Hz	G = 100 G = 100		21	XX		*	Co	nV/√Hz
f = 1kHz	G = 100 G = 100	1100X		. 44		*	.M.	nV/√Hz
	G = 100 G = 100	1.70	20	-1			of COM	
f = 0.1Hz to 10Hz	G = 100	400	1.	TW		* 100	17.	μVp-p fA/√Hz
Current Noise: f = 1kHz	· · · · · · · · · · · · · · · · · · ·	W.Inc	1			*	COM	IAV VHZ
GAIN		1		TW		1 40	01.	TW
Gain Equation		JXN .10	$1 + (50k\Omega/R_G)$	1		*	1 00	V/V
Range of Gain		1		10,000	*	M. M.	*	V/V
Gain Error	$V_0 = -14V \text{ to } 13.5V$	-TXXI 1	00 - 00	M. r.		Tarini.	- 40	Mr.
CON	G = 1	MAL	±0.01	±0.05		*	±0.1	%
M. 1007.	G = 10	1	±0.03	±0.4		*	±0.5	%
-1XVW.12 -1 CO	G = 100	MININ	±0.05	±0.5		*	±0.7	%
MAI TOOK	G = 1000	M 4,	±0.5			*	1 100	%
sain vs Temperature ⁽¹⁾	G = 1		±1	±10		*	*	ppm/°C
MM. TOUR.C.	G > 1	MAL	±25	±100		*	*	ppm/°C
Ionlingarity			11.10	COMP		- 111	W 47	$CO_{M_{P}}$
Nonlinearity	$V_0 = -14V$ to 13.5V	WW	(Canani			MA	1,1003	04 4 = 0=
100 -	G = 1		±0.0002	±0.001		*	±0.002	% of FSR
WWW.	G = 10		±0.0015	±0.005		*	±0.008	% of FSR
VY	G = 100	4.7	±0.0015	±0.005		*	±0.008	% of FSR
THE STATE OF	G = 1000	< X	±0.002	V.Co	W	*	AA	% of FSR
UTPUT		l W	10	701			T.W.Tu	- 00
/oltage: Positive	$R_L = 100k\Omega$	<	(V+)-0.9	V.CO.		*	MM	V
Negative	$R_L = 100k\Omega$		(V-)+0.15	10 -		*	TAN.	V
Positive	$R_L = 10k\Omega$	(V+)-1.5	(V+)-0.9	ov CU	*	*	AN VIV	V
Negative	$R_L = 10k\Omega$	(V-)+1	(V-)+0.25	100 7.	*	*	N. Taran	V
Capacitance Load Drive	COM		1000	1 C		*	TATIVI VI	pF
Short-Circuit Current			±14	100 x.		*	A	mA
REQUENCY RESPONSE	TAN COMP.	k T	TAN	V. 27 (Oh.		-x1VIV	A
Bandwidth, –3dB	G = 1	N	600	1007.		*	Ma.	kHz
Sanawidin, Sub	G = 10	- 1	300	W.In		*	-TXX	kHz
WWW.	G = 100	W	50	(00)		*	M. A.	kHz
	G = 100 G = 1000	1		IN TUO		M. N. o		
Now Pote	G = 1000	TIN	5	1 41.	V.Co	*	W)	kHz
Slew Rate	$V_0 = \pm 10V, G \le 10$	11.	0.7	100 L		*		V/µs
Settling Time, 0.01%	G = 1 to 10	-XXI	20	M M.		*	XX.	μs
	G = 100	TW	35	1 10		*	71	μs
	G = 1000	J. * T	260	TWW.		*	4	μs
Overload Recovery	50% Input Overload	WTI	5	N 1	00_{X}	*		μs
POWER SUPPLY	TIN Jun CO	Nr.	1	TAN W.	_7 (Obs	ĸĬ	
/oltage Range		±2.25	±15	±18	*	*	*	V
Quiescent Current	$I_0 = 0V$	1/1-7	±450	±525	Too	*	*	μΑ
	10 - 01	12.	- 700	020	· con		, "	μΛ
TEMPERATURE RANGE			4.	05	1700 ,	ann.	·	
Specification		-40 55	-XX	85	*	V.Co	*	°C
Operating		-55	1.4.	125	*	Mo	*	°C
Storage		-55		125	*	A COM	*	°C
Thermal Resistance, θ_{JA}			TW	MA		01.	(J. A.	1/1
			1			1 4	19-7	°C/W
8-Lead DIP SO-8 Surface Mount			100 150	-TK		*		°C/W

NOTE: (1) Temperature coefficient of the "Internal Resistor" in the gain equation. Does not include TCR of gain-setting resistor, R_G. 1001



PIN CONFIGURATION



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage	±18V
Analog Input Voltage Range	±40V
Output Short-Circuit (to ground)	
Operating Temperature	55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER(1)	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER(2)	TRANSPORT MEDIA
Single	-ON-	TAN I. I.	COM.		M.M. Co	TIN
INA121P	8-Pin DIP	006	-40°C to +85°C	INA121P	INA121P	Rails
INA121PA	8-Pin DIP	006	-40°C to +85°C	INA121PA	INA121PA	Rails
INA121U	SO-8 Surface-Mount	182	-40°C to +85°C	INA121U	INA121U	Rails
W.100		"	100	-«1 "	INA121U/2K5	Tape and Reel
INA121UA	SO-8 Surface-Mount	182	-40°C to +85°C	INA121UA	INA121UA	Rails
"	CONT		1.700 COM.	" " " " " " " " " " " " " " " " " " "	INA121UA/2K5	Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA121U/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.


勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.




















TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25$ °C, $V_S = \pm 15$ V, unless otherwise noted.




















TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25$ °C, $V_S = \pm 15$ V, unless otherwise noted.



















WWW.100Y.COM.TW TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.








WWW.100Y.COM.TW

WWW.100Y.CC

WWW.100Y.COM.TW



WWW.100Y.COM.TW 勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www. 100y. com. tw

WWW.100Y.COM.TW

WWW.100Y.C

APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA121. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 8Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR (G = 1).

SETTING THE GAIN

Gain of the INA121 is set by connecting a single external resistor, R_G, connected between pins 1 and 8:

$$G = 1 + \frac{50k\Omega}{R_G} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 1.

The $50k\Omega$ term in Equation 1 comes from the sum of the two internal feedback resistors of A_1 and A_2 . These on-chip metal film resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA121.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

DYNAMIC PERFORMANCE

The typical performance curve "Gain vs Frequency" shows that, despite its low quiescent current, the INA121 achieves wide bandwidth, even at high gain. This is due to the current-feedback topology of the INA121. Settling time also remains excellent at high gain.




FIGURE 1. Basic Connections.



The INA121 provides excellent rejection of high frequency common-mode signals. The typical performance curve, "Common-Mode Rejection vs Frequency" shows this behavior. If the inputs are not properly balanced, however, common-mode signals can be converted to differential signals. Run the $V_{\rm IN}^+$ and $V_{\rm IN}^-$ connections directly adjacent each other, from the source signal all the way to the input pins. If possible use a ground plane under both input traces. Avoid running other potentially noisy lines near the inputs.

NOISE AND ACCURACY PERFORMANCE

The INA121's FET input circuitry provides low input bias current and high speed. It achieves lower noise and higher accuracy with high impedance sources. With source impedances of $2k\Omega$ to $50k\Omega$ the INA114, INA128, or INA129 may provide lower offset voltage and drift. For very low source impedance ($\leq 1k\Omega$), the INA103 may provide improved accuracy and lower noise. At very high source impedances ($> 1M\Omega$) the INA116 is recommended.

OFFSET TRIMMING

The INA121 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection. Trim circuits with higher source impedance should be buffered with an op amp follower circuit to assure low impedance on the Ref pin.




FIGURE 2. Optional Trimming of Output Offset Voltage.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA121 is extremely high—approximately $10^{12}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically 4pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current if the INA121 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA121 and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




FIGURE 3. Providing an Input Common-Mode Current Path.

INPUT COMMON-MODE RANGE

The linear input voltage range of the input circuitry of the INA121 is from approximately 1.2V below the positive supply voltage to 2.1V above the negative supply. A differential input voltage causes the output voltage to increase. The linear input range, however, will be limited by the output voltage swing of amplifiers A_1 and A_2 . So the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see typical performance curve "Input Common-Mode Range vs Output Voltage".



A combination of common-mode and differential input voltage can cause the output of A_1 or A_2 to saturate. Figure 4 shows the output voltage swing of A_1 and A_2 expressed in terms of a common-mode and differential input voltages. For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA121 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA121 to increase the voltage swing.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier will be near zero. The output of A_3 will be near 0V even though both inputs are overloaded.

LOW VOLTAGE OPERATION

The INA121 can be operated on power supplies as low as ± 2.25 V. Performance remains excellent with power supplies ranging from ± 2.25 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range—see typical

performance curves. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Typical performance curves, "Input Common-Mode Range vs Output Voltage" show the range of linear operation for ± 15 V, ± 5 V, and ± 2.5 V supplies.

INPUT FILTERING

The INA121's FET input allows use of an R/C input filter without creating large offsets due to input bias current. Figure 5 shows proper implementation of this input filter to preserve the INA121's excellent high frequency commonmode rejection. Mismatch of the common-mode input time constant (R_1C_1 and R_2C_2), either from stray capacitance or mismatched values, causes a high frequency common-mode signal to be converted to a differential signal. This degrades common-mode rejection. The differential input capacitor, C_3 , reduces the bandwidth and mitigates the effects of mismatch in C_1 and C_2 . Make C_3 much larger than C_1 and C_2 . If properly matched, C_1 and C_2 also improve ac CMR.




FIGURE 4. Voltage Swing of A_1 and A_2 .




FIGURE 5. Input Low-Pass Filter.




FIGURE 6. Bridge Transducer Amplifier.






FIGURE 7. High-Pass Input Filter.




FIGURE 8. Galvanically Isolated Instrumentation Amplifier.




FIGURE 9. AC-Coupled Instrumentation Amplifier.




FIGURE 10. Voltage Controlled Current Source.




FIGURE 11. Capacitive Bridge Transducer Circuit.






FIGURE 12. Multiplexed-Input Data Acquisition System.




FIGURE 13. Shield Driver Circuit.




FIGURE 14. ECG Amplifier With Right-Leg Drive.

