SNOSAI7J-SEPTEMBER 2005-REVISED MARCH 2013

www.ti.com

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

# LMV651/LMV652/LMV654 12 MHz, Low Voltage, Low Power Amplifiers

Check for Samples: LMV651, LMV652, LMV654

### **FEATURES**

(Typical 5V Supply, Unless Otherwise Noted.)

- Specified 3.0V and 5.0V Performance
- **Low Power Supply Current** 
  - LMV651 116 μA
  - LMV652 118 µA per Amplifier
  - LMV654 122 µA per Amplifier
- High Unity Gain Bandwidth 12 MHz
- Max Input Offset Voltage 1.5 mV
- CMRR 100 dB
- PSRR 95 dB
- Input Referred Voltage Noise 17 nV/√Hz
- Output Swing with 2 k\O Load 120 mV from Rail
- Total Harmonic Distortion 0.003% at 1 kHz, 2 kΩ
- Temperature Range -40°C to 125°C

#### **APPLICATIONS**

- Portable Equipment
- **Automotive**
- **Battery Powered Systems**
- Sensors and Instrumentation




Figure 1. High Gain Wide Bandwidth Inverting **Amplifier** 

#### DESCRIPTION

TI's LMV651/LMV652/LMV654 are high performance, low power operational amplifier ICs implemented with TI's advanced VIP50 process. This family of parts features 12 MHz of bandwidth while consuming only 116 µA of current, which is an exceptional bandwidth to power ratio in this op amp class. LMV651/LMV652/LMV654 are unity gain stable and provide an excellent solution for general purpose amplification in low voltage, low power applications.

This family of low voltage, low power amplifiers provides superior performance and economy in terms of power and space usage. These op amps have a maximum input offset voltage of 1.5 mV, a rail-to-rail output stage and an input common-mode voltage includes range that ground. LMV651/LMV652/LMV654 provide a PSRR of 95 dB, a CMRR of 100 dB and a total harmonic distortion (THD) of 0.003% at 1 kHz frequency and 2 k $\Omega$  load.

The operating supply voltage range for this family of parts is from 2.7V and 5.5V. These op amps can operate over a wide temperature range (-40°C to ideal for 125°C) making them automotive applications, sensor applications portable and equipment applications. The LMV651 is offered in the ultra tiny 5-Pin SC70 and 5-Pin SOT-23 package. The LMV652 is offered in an 8-Pin VSSOP package. The LMV654 is offered in a 14-Pin TSSOP package.




Figure 2. Open Loop Gain and Phase vs. Frequency

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)(2)

ESD Tolerance <sup>(3)</sup>	Human Body Model	2000V
	Machine Model	100V
Differential Input V <sub>ID</sub>	COM.	±0.3V
Supply Voltage (V <sub>S</sub> = V <sup>+</sup> - V <sup>-</sup> )	OON. COMITAL MARKET TOO IN COMIT	6V
Input/Output Pin Voltage	100X.CO. TW WW. 100X.Co.	V <sup>+</sup> +0.3V, V <sup>−</sup> −0.3V
Storage Temperature Range	MAM WAY COM	-65°C to 150°C
Junction Temperature (4)	V.TOO. COM.	150°C
Soldering Information	Infrared or Convection (20 sec)	235°C
	Wave Soldering Lead Temperature (10 sec)	260°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
- (4) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

# Operating Ratings<sup>(1)</sup>

Temperature Range <sup>(2)</sup>		-40°C to 125°C
Supply Voltage	MINN. TO CONT. MY	2.7V to 5.5V
Package Thermal Resistance (θ <sub>JA</sub> ) <sup>(2)</sup>	5-Pin SC70	456°C/W
	5-Pin SOT-23	234°C/W
	8-Pin VSSOP	234°C/W
	14-Pin TSSOP	160°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the Electrical Characteristics Tables.
- (2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

# **3V DC Electrical Characteristics**

Unless otherwise specified, all limits are specified for  $T_A = 25^{\circ}C$ ,  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L > 1$  M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
V <sub>OS</sub>	Input Offset Voltage	N.T. M.M.100	Y.COM.	0.1	±1.5	mV
TC V <sub>OS</sub>	Input Offset Average Drift	Mr. To	COM	6.6	WWW	μV/°C
I <sub>B</sub>	Input Bias Current	See <sup>(3)</sup>	M. COM.	80	120	nA
Ios	Input Offset Current	TW WW	001	2.2	15	nA
CMRR	Common Mode Rejection Ratio	0 ≤ V <sub>CM</sub> ≤ 2.0 V	87 <b>80</b>	100	WV	dB

- Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using Statistical Quality Control (SQC) method.
- (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (3) Positive current corresponds to current flowing into the device.

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated



# 3V DC Electrical Characteristics (continued)

Unless otherwise specified, all limits are specified for  $T_A = 25^{\circ}C$ ,  $V^+ = 3V$ ,  $V^- = 0V$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L > 1$  M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ	Max (1)	Units
PSRR	Power Supply Rejection Ratio	$3.0 \le V^+ \le 5V, V_{CM} = 0.5$	87 <b>81</b>	95		dB
	WWW.IOOY	$2.7 \le V^+ \le 5.5V$ , $V_{CM} = 0.5$	87 <b>81</b>	95		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 75 dB CMRR ≥ 60 dB	0	MITW	2.1 <b>2.1</b>	V
A <sub>VOL</sub>	Large Signal Voltage Gain	$0.3 \le V_O \le 2.7$ , $R_L = 2 k\Omega$ to $V^+/2$ $0.4 \le V_O \le 2.6$ , $R_L = 2 k\Omega$ to $V^+/2$	80 <b>76</b>	85	N	dB
OX.CO	WIN MAM!	$0.3 \le V_O \le 2.7$ , $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$ $0.4 \le V_O \le 2.6$ , $R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	86 <b>83</b>	93	N	αв
Vo C	Output Swing High	$R_L = 2 k\Omega \text{ to } V^+/2$	100	80	95 <b>120</b>	
	OM.TW WW	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	WW.10	45	50 <b>60</b>	mV from
	Output Swing Low	$R_L = 2 k\Omega$ to $V^+/2$	WW.1	95	110 <b>125</b>	rail
	V.COM.TW	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	WWW	60	65 <b>75</b>	V
I <sub>sc</sub>	Maximum Continuous Output	Sourcing <sup>(4)</sup>	WW	17	Obs	SV
	Current	Sinking <sup>(4)</sup>		25	$COM^{-1}$	mA
Is	Supply Current per Amplifier	LMV651	111.4.	115	140	144
	CONT.	LMV652	W	118	175	μA
	100 r. COM: 1	LMV654	***	122	T.COM	TW
SR	Slew Rate	A <sub>V</sub> = +1, 10% to 90% <sup>(5)</sup>		3.0	ov.co	V/µs
GBW	Gain Bandwidth Product	TWW.Ing COM.	I	12	ON CO	MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100 kHz	-7	17	100	->//-\ <del>        -</del>
	WW. 100X.CO. T.TW	f = 1 kHz		17	100x.	nV/√Hz
in	Input-Referred Current Noise	f = 100 kHz	N .	0.1	100%	pA/√Hz
	M.100 COW.1	f = 1 kHz	-XXI	0.15	1.10	PAVVHZ
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_V = 2, R_L = 2 \text{ k}\Omega$	1	0.003	W.100	%

<sup>(4)</sup> The part is not short circuit protected and is not recommended for operation with low resistive loads. Typical sourcing and sinking output current curves are provided in the Typical Performance Characteristics and should be consulted before designing for heavy loads.

#### **5V DC Electrical Characteristics**

Unless otherwise specified, all limits are specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L > 1$  M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ (2)	Max (1)	Units
V <sub>OS</sub>	Input Offset Voltage	DM.TW WWW.100Y.C	OM.T	0.1	±1.5 <b>2.7</b>	mV
TC V <sub>OS</sub>	Input Offset Average Drift	M.TW W 1002.	TOM!	6.6	111	μV/°C
I <sub>B</sub>	Input Bias Current	See <sup>(3)</sup>	.00	80	120	nA
los	Input Offset Current	COMP	a COM.	2.2	15	nA

Limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlations using Statistical Quality Control (SQC) method.

<sup>(5)</sup> Slew rate is the average of the rising and falling slew rates.

<sup>(2)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

<sup>(3)</sup> Positive current corresponds to current flowing into the device.




# **5V DC Electrical Characteristics (continued)**

Unless otherwise specified, all limits are specified for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L > 1$  M $\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (1)	Typ	Max (1)	Units
CMRR	Common Mode Rejection Ratio	0 ≤ V <sub>CM</sub> ≤ 4.0 V	90 <b>83</b>	100		dB
PSRR	Power Supply Rejection Ratio	$3V \le V^+ \le 5V, V_{CM} = 0.5V$	87 <b>81</b>	95		dB
	LM MM.W.100.	$2.7V \le V^+ \le 5.5V, V_{CM} = 0.5V$	87 <b>81</b>	95		
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 80 dB CMRR ≥ 68 dB	0	VII	4.1 <b>4.1</b>	V
A <sub>VOL</sub>	Large Signal Voltage Gain	$0.3 \le V_O \le 4.7V$ , $R_L = 2 k\Omega$ to $V^+/2$ $0.4 \le V_O \le 4.6$ , $R_L = 2 k\Omega$ to $V^+/2$	79 <b>76</b>	84		dB
	M. I. W. W.W.	$0.3 \le V_O \le 4.7 \text{V}, \ R_L = 10 \ \text{k}\Omega \ \text{to} \ \text{V}^+\!/2$ $0.4 \le V_O \le 4.6, \ R_L = 10 \ \text{k}\Omega \ \text{to} \ \text{V}^+\!/2$	87 <b>84</b>	94	N	ив
Vo OV.	Output Swing High	$R_L = 2 k\Omega \text{ to } V^+/2$	W.100Y	120	140 <b>185</b>	
	COM.TW WW	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	MN.100	75	90 <b>120</b>	mV from
	Output Swing Low	$R_L = 2 k\Omega \text{ to } V^+/2$	NNN TO	110	130 <b>150</b>	rail
	ox.com.TW V	$R_L = 10 \text{ k}\Omega \text{ to V}^+/2$	WWW	70	80 <b>95</b>	N
I <sub>SC</sub>	Maximum Continuous Output	Sourcing <sup>(4)</sup>	MM	18.5	- 1 T	
	Current	Sinking <sup>(4)</sup>	THE WAY	25	OM	mA
Is	Supply Current per Amplifier	LMV651		116	140	, J- `` - <b>«</b> 1
	TW.Co.	LMV652	MA	118	175	μA
	N.10° CONT.	LMV654	WW	122		WTI
SR	Slew Rate	$A_V = +1, V_O = 1 V_{PP}$ 10% to 90% (5)	W	3.0	oy.CO	V/µs
GBW	Gain Bandwidth Product	MINN. OON.CO. TW	1	12	ON Y.C.	MHz
e <sub>n</sub>	Input-Referred Voltage Noise	f = 100 kHz	1	17		ON THE
	W. TIOOY. COM.TW	f = 1 kHz	-	17	100 -	nV/√Hz
i <sub>n</sub>	Input-Referred Current Noise	f = 100 kHz	4	0.1	11007	- A / / I
	MAN.Ing COM.	f = 1 kHz	rN	0.15	100	pA/√Hz
THD	Total Harmonic Distortion	$f = 1 \text{ kHz}, A_V = 2, R_L = 2 \text{ k}\Omega$	-41	0.003	W.ro.	%

<sup>(4)</sup> The part is not short circuit protected and is not recommended for operation with low resistive loads. Typical sourcing and sinking output current curves are provided in the Typical Performance Characteristics and should be consulted before designing for heavy loads.

# **Connection Diagram**








Figure 4. 8-Pin VSSOP Top View




Figure 5. 14-Pin TSSOP Top View

Submit Documentation Feedback

Copyright © 2005–2013, Texas Instruments Incorporated

<sup>(5)</sup> Slew rate is the average of the rising and falling slew rates.

WWW.100Y.COM.TW



COM.TW

WWW.100Y.COM.

MMM.Io


www.ti.com

WT.MQ



# **Typical Performance Characteristics**

Unless otherwise specified,  $T_A$ = 25°C,  $V_S$ = 5V,  $V^+$ = 5V,  $V^-$ = 0V,  $V_{CM}$ =  $V_S/2$ 







Figure 7.







Figure 8.







Figure 9.





Unless otherwise specified,  $T_A = 25$ °C,  $V_S = 5$ V,  $V^+ = 5$ V,  $V^- = 0$ V,  $V_{CM} = V_S/2$ 




Figure 12.





Figure 14.







Figure 13.



Positive Output Swing vs. Supply Voltage





Figure 17.



Unless otherwise specified,  $T_A$ = 25°C,  $V_S$ = 5V,  $V^+$ = 5V,  $V^-$ = 0V,  $V_{CM}$ =  $V_S/2$ 



Sinking Current vs. Output Voltage (LMV651)




Figure 20.

Sinking Current vs. Output Voltage (LMV654)




Figure 22.




Figure 19.

#### Sinking Current vs. Output Voltage (LMV652)




Figure 21.

# Open Loop Gain and Phase with Capacitive Load




Figure 23.



Unless otherwise specified,  $T_A$ = 25°C,  $V_S$ = 5V,  $V^+$ = 5V,  $V^-$ = 0V,  $V_{CM}$ =  $V_S/2$ 




Figure 24.




Figure 26.




Figure 28.




Figure 25.




Figure 27.




Figure 29.



Unless otherwise specified,  $T_A$ = 25°C,  $V_S$ = 5V,  $V^+$ = 5V,  $V^-$ = 0V,  $V_{CM}$ =  $V_S$ /2






Figure 30.



Small Signal Transient Response



THD+N vs. Frequency




Figure 31.

## **Small Signal Transient Response**




Figure 33.







Figure 35.



Unless otherwise specified,  $T_A = 25^{\circ}\text{C}$ ,  $V_S = 5\text{V}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_S/2$ 









#### **APPLICATION INFORMATION**

#### ADVANTAGES OF THE LMV651/LMV652/LMV654

#### Low Voltage and Low Power Operation

The LMV651/LMV652/LMV654 have performance specified at supply voltages of 3V and 5V. These parts are specified to be operational at all supply voltages between 2.7V and 5.5V. The LMV651 draws a low supply current of 116 μA, the LMV652 draws 118 μA/channel and the LMV654 draws 122 μA/channel. This family of op amps provides the low voltage and low power amplification which is essential for portable applications.

#### Wide Bandwidth

Despite drawing the very low supply current of 116  $\mu$ A, the LMV651/LMV652/LMV654 manage to provide a wide unity gain bandwidth of 12 MHz. This is easily one of the best bandwidth to power ratios ever achieved, and allows these op amps to provide wideband amplification while using the minimum amount of power. This makes this family of parts ideal for low power signal processing applications such as portable media players and other accessories.

#### **Low Input Referred Noise**

The LMV651/LMV652/LMV654 provide a flatband input referred voltage noise density of 17 nV/ $\sqrt{\text{Hz}}$ , which is significantly better than the noise performance expected from a low power op amp. These op amps also feature exceptionally low 1/f noise, with a very low 1/f noise corner frequency of 4 Hz. This makes these parts ideal for low power applications which require decent noise performance, such as PDAs and portable sensors.

### **Ground Sensing and Rail-to-Rail Output**

The LMV651/LMV652/LMV654 each have a rail-to-rail output stage, which provides the maximum possible output dynamic range. This is especially important for applications requiring a large output swing. The input common mode range of this family of devices includes the negative supply rail which allows direct sensing at ground in a single supply operation.

## **Small Size**

The small footprint of the packages for the LMV651/LMV652/LMH654 saves space on printed circuit boards, and enables the design of smaller and more compact electronic products. Long traces between the signal source and the op amp make the signal path susceptible to noise. By using a physically smaller package, these op amps can be placed closer to the signal source, reducing noise pickup and enhancing signal integrity.

#### STABILITY OF OP AMP CIRCUITS

# **Stability and Capacitive Loading**

If the phase margin of the LMV651/LMV652/LMV654 is plotted with respect to the capacitive load ( $C_L$ ) at its output, it is seen that the phase margin reduces significantly if  $C_L$  is increased beyond 100 pF. This is because the op amp is designed to provide the maximum bandwidth possible for a low supply current. Stabilizing it for higher capacitive loads would have required either a drastic increase in supply current, or a large internal compensation capacitance, which would have reduced the bandwidth of the op amp. Hence, if these devices are to be used for driving higher capacitive loads, they would have to be externally compensated.

Submit Documentation Feedback






Figure 39. Gain vs. Frequency for an Op Amp

An op amp, ideally, has a dominant pole close to DC, which causes its gain to decay at the rate of 20 dB/decade with respect to frequency. If this rate of decay, also known as the rate of closure (ROC), remains the same until the op amp's unity gain bandwidth, the op amp is stable. If, however, a large capacitance is added to the output of the op amp, it combines with the output impedance of the op amp to create another pole in its frequency response before its unity gain frequency (Figure 39). This increases the ROC to 40 dB/decade and causes instability.

In such a case a number of techniques can be used to restore stability to the circuit. The idea behind all these schemes is to modify the frequency response such that it can be restored to an ROC of 20 dB/decade, which ensures stability.

#### In The Loop Compensation

Figure 40 illustrates a compensation technique, known as 'in the loop' compensation, that employs an RC feedback circuit within the feedback loop to stabilize a non-inverting amplifier configuration. A small series resistance,  $R_S$ , is used to isolate the amplifier output from the load capacitance,  $C_L$ , and a small capacitance,  $C_F$ , is inserted across the feedback resistor to bypass  $C_L$  at higher frequencies.




Figure 40. In the Loop Compensation

The values for  $R_S$  and  $C_F$  are decided by ensuring that the zero attributed to  $C_F$  lies at the same frequency as the pole attributed to  $C_L$ . This ensures that the effect of the second pole on the transfer function is compensated for by the presence of the zero, and that the ROC is maintained at 20 dB/decade. For the circuit shown in Figure 40 the values of  $R_S$  and  $C_F$  are given by Equation 1. Values of  $R_S$  and  $C_F$  required for maintaining stability for different values of  $C_L$ , as well as the phase margins obtained, are shown in Table 1.  $R_F$  and  $R_{IN}$  are taken to be 10 k $\Omega$ ,  $R_L$  is 2 k $\Omega$ , while  $R_{OUT}$  is taken as 340 $\Omega$ .

Copyright © 2005–2013, Texas Instruments Incorporated



$$R_{S} = \frac{R_{OUT}R_{IN}}{R_{F}}$$
 
$$C_{F} = \left(\frac{R_{F} + 2R_{IN}}{{R_{F}}^{2}}\right)C_{L}R_{OUT}$$

(1)

Table 1

C <sub>L</sub> (pF)	$R_{s}(\Omega)$	C <sub>F</sub> (pF)	Phase Margin (°)
150	340	15	39.4
200	340	20	34.6
250	340	25	31.1

Although this methodology provides circuit stability for any load capacitance, it does so at the price of bandwidth. The closed loop bandwidth of the circuit is now limited by  $R_F$  and  $C_F$ .

### **Compensation By External Resistor**

In some applications it is essential to drive a capacitive load without sacrificing bandwidth. In such a case, in the loop compensation is not viable. A simpler scheme for compensation is shown in Figure 41. A resistor,  $R_{\rm ISO}$ , is placed in series between the load capacitance and the output. This introduces a zero in the circuit transfer function, which counteracts the effect of the pole formed by the load capacitance, and ensures stability. The value of  $R_{\rm ISO}$  to be used should be decided depending on the size of  $C_L$  and the level of performance desired. Values ranging from  $5\Omega$  to  $50\Omega$  are usually sufficient to ensure stability. A larger value of  $R_{\rm ISO}$  will result in a system with lesser ringing and overshoot, but will also limit the output swing and the short circuit current of the circuit.




Figure 41. Compensation by Isolation Resistor

### **Typical Applications**

#### HIGH GAIN LOW POWER AMPLIFIERS

With a low supply current, low power operation, and low harmonic distortion, the LMV651/LMV652/LMV654 are ideal for wide-bandwidth, high gain amplification. The wide unity gain bandwidth allows these parts to provide large gain over a wide frequency range, while driving loads as low as 2 k $\Omega$  with less than 0.003% distortion. Two amplifier circuits are shown in Figure 42 and Figure 43. Figure 42 is an inverting amplifier, with a 100 k $\Omega$  feedback resistor, R<sub>2</sub>, and a 1 k $\Omega$  input resistor, R<sub>1</sub>, and provides a gain of –100. With the LMV651/LMV652/LMV654 these circuits can provide gain of –100 with a –3 dB bandwidth of 120 kHz, for a quiescent current as low as 116  $\mu$ A. Similarly, the circuit in Figure 43, a non-inverting amplifier with a gain of 1001, can provide that gain with a –3 dB bandwidth of 12 kHz, for a similar low quiescent power dissipation. Coupling capacitors C<sub>C1</sub> and C<sub>C2</sub> can be added to isolate the circuit from DC voltages, while R<sub>B1</sub> and R<sub>B2</sub> provide DC biasing. A feedback capacitor C<sub>F</sub> can also be added to improve compensation.

Submit Documentation Feedback






Figure 42. High Gain Inverting Amplifier




Figure 43. High Gain Non-Inverting Amplifier

# **ACTIVE FILTERS**


With a wide unity gain bandwidth of 12 MHz, low input referred noise density and a low power supply current, the LMV651/LMV652/LMV654 are well suited for low-power filtering applications. Active filter topologies, like the Sallen-Key low pass filter shown in Figure 44, are very versatile, and can be used to design a wide variety of filters (Chebyshev, Butterworth or Bessel). The Sallen-Key topology, in particular, can be used to attain a wide range of Q, by using positive feedback to reject the undesired frequency range.

In the circuit shown in Figure 44, the two capacitors appear as open circuits at lower frequencies and the signal is simply buffered to the output. At high frequencies the capacitors appear as short circuits and the signal is shunted to ground by one of the capacitors before it can be amplified. Near the cut-off frequency, where the impedance of the capacitances is on the same order as Rq and Rf, positive feedback through the other capacitor allows the circuit to attain the desired Q. The ratio of the two resistors, m<sup>2</sup>, provides a knob to control the value of Q obtained.

Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback

Product Folder Links: LMV651 LMV652 LMV654





WW.100Y.COM.TW

WWW.100Y.COM.TW



#### www.ti.com

W.100Y.COM.

#### **REVISION HISTORY**

www.ti.com	1100 X CON. TW	SNOSAI/J-SEPTEMBER 2005-RI	EVISED MARCH 2013
	REVISIO	ON HISTORY	
Changes from F	Revision I (March 2013) to Revision J	WW.100X.COM.TW	Page
Changed layer	out of National Data Sheet to TI format	M. M. TODY. CONT.	16





11-Apr-2013

### **PACKAGING INFORMATION**

Orderable Device	W.	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LMV651MF/NOPB	WV	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	OM.TW	AY2A	Samples
LMV651MFX/NOPB	NW	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	COM.TW	AY2A	Samples
LMV651MG/NOPB	WV	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A93	Samples
LMV651MGX	AA	ACTIVE	SC70	DCK	5	3000	TBD	Call TI	Call TI	-40 to 125	A93	Samples
LMV651MGX/NOPB		ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A93	Samples
LMV652MM/NOPB		ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AB3A	Samples
LMV652MMX/NOPB		ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	AB3A	Sample
LMV654MT/NOPB		ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV65 4MT	Samples
LMV654MTX/NOPB		ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV65 4MT	Sample

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# **PACKAGE OPTION ADDENDUM**

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# WWW.100Y.C PACKAGE MATERIALS INFORMATION

W.100Y.COM.TW 8-Apr-2013 www ti com

#### TAPE AND REEL INFORMATION



# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadrant
MV651MF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV651MFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMV651MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV651MGX	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
_MV651MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV652MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
_MV652MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV654MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	8.3	1.6	8.0	12.0	Q1

WWW.100Y.COM.TW

EWW.100Y.COM COM.TW 8-Apr-2013 www ti com



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV651MF/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
.MV651MFX/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LMV651MG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV651MGX	SC70	DCK	5	3000	210.0	185.0	35.0
.MV651MGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV652MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
.MV652MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
MV654MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0


WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

# DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



W.100Y.COM.TW

# PLASTIC SMALL OUTLINE



NOTES:


- Α. All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

WWW.100Y.C



# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



WWW.100Y.C

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy

Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>