



OPA121

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

Low Cost Precision *Difet*® OPERATIONAL AMPLIFIER

FEATURES

LOW NOISE: 6nV/√Hz typ at 10kHz
 LOW BIAS CURRENT: 5pA max

LOW OFFSET: 2mV max
 LOW DRIFT: 3µV/°C typ

HIGH OPEN-LOOP GAIN: 110dB min

 HIGH COMMON-MODE REJECTION: 86dB min

DESCRIPTION

The OPA121 is a precision monolithic dielectrically-isolated FET (**Difet**®) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very low bias current is obtained by dielectric isolation with on-chip guarding.

Laser-trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT

OPA121 Simplified Circuit

Difet®, Burr-Brown Corp. BIFET®, National Semiconductor Corp

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At V_{CC} = $\pm 15 VDC$ and T_A = +25°C unless otherwise noted. Pin 8 connected to ground.

	-1XV.100 1.	M.T.	OPA121KM	M.100	COM	OPA121KP, KU		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
$\label{eq:noise_loss} \begin{split} & \text{INPUT} \\ & \text{NOISE} \\ & \text{Voltage, } f_O = 10\text{Hz} \\ & f_O = 100\text{Hz} \\ & f_O = 10\text{kHz} \\ & f_O = 10\text{kHz} \\ & f_B = 10\text{Hz to } 10\text{kHz} \\ & f_B = 0.1\text{Hz to } 10\text{ Hz} \\ & \text{Current, } f_B = 0.1\text{Hz to } 10\text{Hz} \\ & f_O = 0.1\text{Hz thru } 20\text{kHz} \end{split}$	(1) (1) (1) (1) (1) (1) (1) (1)	COM.TW.COM.TW.COM.TW.COM.	40 15 8 6 0.7 1.6 15 0.8	MAM. MAM.	M.100X N.100X 100X CO	50 18 10 7 0.8 2 21 1.1	N	nV/√Hz nV/√Hz nV/√Hz nV/√Hz μVrms μVp-p fA, p-p fA/√Hz
OFFSET VOLTAGE ⁽²⁾ Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0$ VDC $T_A = T_{MIN}$ to T_{MAX}	86 C	±0.5 ±3 104 ±6	±2 ±10 ±50	86	±0.5 ±3 104 ±6	±3 ±10 ±50	mV μV/°C dB μV/V
BIAS CURRENT ⁽²⁾ Input Bias Current	V _{CM} = 0VDC Device Operating		CO±1	±5	MAM.	±1 CC	±10	pА
OFFSET CURRENT ⁽²⁾ Input Offset Current	V _{CM} = 0VDC Device Operating	MM.100	±0.7	±4	MM	±0.7	±8	pA
IMPEDANCE Differential Common-Mode	NT.I	MM.In	10 ¹³ 1 10 ¹⁴ 3	M.TW	WV	10 ¹³ 1 10 ¹⁴ 3	COM.	Ω pF Ω pF
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 86	±11	MITW	±10 82	±11 100	oy.coM	V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	120	COM.TV	106	114	007.00	dB
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive ⁽³⁾	$20\text{Vp-p, }R_L=2k\Omega$ $\text{V}_O=\pm10\text{V, }R_L=2k\Omega$ $\text{Gain}=-1, \ R_L=2k\Omega$ 10V Step $\text{Gain}=-1$	N.	2 32 2 6 10	N.COM.I	TW LTW	2 32 2 6 10	AM 100A M 100A 1 100A C	MHz kHz V/μs μs μs
RATED OUTPUT Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 2k\Omega$ $V_O = \pm 10VDC$ $DC, Open Loop$ $Gain = +1$	±11 ±5.5	±12 ±10 100 1000 40	100X.CC	±11 ±5.5	±12 ±10 100 1000 40	WW.10 WWW.10	V mA Ω pF mA
POWER SUPPLY Rated Voltage Voltage Range, Derated Performance Current, Quiescent	I _O = 0mADC	±5	±15	±18	±5	±15	±18 4.5	VDC VDC mA
TEMPERATURE RANGE Specification Operating Storage θ Junction-Ambient	Ambient Temperature Ambient Temperature Ambient Temperature	0 -40 -65	200	+70 +85 +150	0 -25 -55	150 ⁽⁴⁾	+70 +85 +125	°C °C °C °C

NOTES: (1) Sample tested. (2) Offset voltage, offset current, and bias current are specified with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (4) 100°C/W for KU grade.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15$ VDC and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

100	Y.C. OM.TW	11	OPA121KM	COM	C	PA121KP, KU	J	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE Specification Range	Ambient Temperature	0	MAN.	+70	M.To		+70	°C
INPUT OFFSET VOLTAGE(1) Input Offset Voltage Average Drift Supply Rejection	V _{CM} = 0VDC	82	±1 ±3 94 ±20	±3 ±10 ±80	82	±1 ±3 94 ±20	±5 ±10 ±80	mV μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Input Bias Current	V _{CM} = 0VDC Device Operating	MIN	±23	±115	Y.COM.	±23	±250	pA
OFFSET CURRENT ⁽¹⁾ Input Offset Current	V _{CM} = 0VDC Device Operating	OM.TW	±16	±100	OOX.COD	±16	±200	pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 82	±11	MMM	±10 80	±11 96		V dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	106	116	WW	100	110	N	dB
RATED OUTPUT Voltage Output Current Output Short Circuit Current	$R_L = 2k\Omega$ $V_O = \pm 10VDC$ $V_O = 0VDC$	±10.5 ±5.25 10	±11 ±10 40	MA	±10.5 ±5.25 10	±11 ±10 40	I.M.	V mA mA
POWER SUPPLY Current, Quiescent	I _O = 0mADC	100X.C	2.5	4.5	MM.10	2.5	5	mA

NOTE: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

ABSOLUTE MAXIMUM RATINGS

A I I I I I I I I I I I I I I I I I I I	
Supply	±18VDC
Internal Power Dissipation(1)	
Differential Input Voltage	±36VDC
Input Voltage Range	±18VDC
Storage Temperature Range	
M package	65°C to +150°C
P, U packages	55°C to +125°C
Operating Temperature Range	
M package	40°C to +85°C
P, U packages	25°C to +85°C
Lead Temperature	
M, P packages (soldering, 10s)	+300°C
U package (soldering, 3s)	+260°C
Output Short-Circuit Duration(2)	Continuous
Junction Temperature	+175°C

NOTES: (1) Packages must be derated based on $\theta_{\rm JA}=150^{\circ}{\rm C/W}$ (P package); $\theta_{\rm JA}=200^{\circ}{\rm C/W}$ (M package); $\theta_{\rm JA}=100^{\circ}{\rm C/W}$ (U package). (2) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_J.

PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA121KM	TO-99	001
OPA121KP	8-Pin Plastic DIP	006
OPA121KU	8-Pin SOIC	182


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
OPA121KM OPA121KP OPA121KU	TO-99 8-Pin Plastic DIP 8-Pin SOIC	0°C to +70°C 0°C to +70°C 0°C to +70°C


CONNECTION DIAGRAMS








TYPICAL PERFORMANCE CURVES


 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted

















TYPICAL PERFORMANCE CURVES (CONT)

 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.







APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3\mu V/^{\circ}C$ for each $100\mu V$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-V_{CC}$.

Unlike BIFET amplifiers, the **Difet** OPA121 requires input current limiting resistors only if its input voltage is greater




FIGURE 1. Offset Voltage Trim.

than 6V more negative than $-V_{CC}$. A $10k\Omega$ series resistor will limit input current to a safe level with up to $\pm 15V$ input levels even if both supply voltages are lost.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a TeflonTM standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high-impedance input leads and should be connected to a low-impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure #2).

If guarding is not required, pin 8 (case) should be connected to ground.

BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by common-mode voltage.

TeflonTM E.I. du Pont de Nemours & Co.




FIGURE 2. Connection of Input Guard.




FIGURE 3. Input Bias Current vs Common-Mode Voltage.





PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA121KU	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	OPA 121KU	Sample
OPA121KU/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	OPA 121KU	Sample
OPA121KUE4	ACTIVE	SOIC	TD	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	OPA 121KU	Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

WWW.100Y.COM.TW

HOOY,COM,TW

17-Mar-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

WWW.100Y.COM.TW

WWW.100Y.COM.TW

WWW.100Y.CO.

LOOY.COM.TW

TONY COM.TV

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. WWW.100Y.COM.TW


WWW.100Y.COM.TW

PACKAGE MATERIALS INFORMATION


14-Jul-2012 www ti com

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



40	Dimension designed to accommodate the component width
30	Dimension designed to accommodate the component length
<0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
21	Pitch between successive cavity centers
T	M. TOO T. CONT.


TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PA121KU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

WWW.1007.C

Jay.COM.TW 14-Jul-2012 www ti com



*All dimensions are nominal

nensions are nominal Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA121KU/2K5	SOIC	D 11.10	8	2500	367.0	367.0	35.0


WWW.100Y.COM.TW

WWW.100Y.C

WWW.100Y.COM.TW

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.


 Body width does not include interlead flash. Interlead flash shall

 E. Reference IEDEC No. 672
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

勝 特 力 材 料 886-3-5753170 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 Http://www.100y.com.tw

