

電材超市-光復店 886-3-5729570 86-21-34970699 胜特力电子(深圳) 86-755-83298787 http://www.100y.com.tw

OPA863, OPA2863, OPA4863 SBOS982H - JUNE 2020 - REVISED AUGUST 2022

OPAx863 Low-Power, 110-MHz, Rail-to-Rail Input and Output Amplifier

1 Features

Wide-bandwidth

- Unity-gain bandwidth: 110-MHz (A_V = 1 V/V)

Or

Gain-bandwidth product: 50-MHz

Low power

Quiescent current: 700-µA/ch (typical)

Power down mode: 1.5- μ A (maximum, V_S = 3 V)

Supply voltage: 2.7-V to 12.6-V Input voltage noise: 5.9-nV/√Hz

Slew rate: 105-V/µs

Rail-to-rail input and output

 HD_2/HD_3 : -129 dBc/-138 dBc at 20 kHz (2- V_{PP})

Operating temperature range:

-40°C to +125°C

Additional features:


Overload power limit

Output short-circuit protection

High-precision version: OPAx863A

2 Applications

- Low-power SAR and ΔΣ ADC driver
- ADC reference buffer
- Low-side current sensing
- Photodiode TIA interface
- Inductive sensing
- Ultrasonic flow meters
- Multi-function printers
- MDAC output buffer
- Gain and active filter stages



Application Circuits Using OPAx863

3 Description

The OPAx863 devices are low-power, unity-gain stable, rail-to-rail input and output, voltage-feedback operational amplifiers designed to operate over a power supply range of 2.7-V to 12.6-V. Consuming only 700-µA per channel, the OPAx863 devices offer a gain-bandwidth product of 50-MHz, slew rate of 105-V/ μ s with a voltage noise density of 5.9-nV/ \sqrt{Hz} .


The rail-to-rail input stage with 2.7-V supply operation is useful in portable battery powered applications. The rail-to-rail input stage is well matched for gain-bandwidth product and noise across the full input common-mode voltage range, enabling superior performance with wide-input dynamic range. The OPA863 features a power-down (PD) mode with a PD quiescent current (I_Q) of 1.5-µA (maximum) with turn-on or turn-off within 6.5-µs with a 3-V supply.

The OPAx863 devices include overload power limiting to limit the increase in I_Q with saturated outputs, thereby preventing excessive power dissipation in power conscious battery-operated systems. The output stage is short-circuit protected, making it conducive to ruggedized environments.

Device Information(1)(2)

D C	Device information						
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
OPA863	SOT-23 (5) (DBV) ⁽³⁾	2.90 mm × 1.60 mm					
OPA603	SOT-23 (6) (DBV)	2.90 mm × 1.60 mm					
	VSSOP (8) (DGK)	3.00 mm × 3.00 mm					
OPA2863	WQFN (10) (RUN)	2.00 mm × 2.00 mm					
	SOIC (8) (D)	4.90 mm × 3.91 mm					
OPA4863	TSSOP (14) (PW) ⁽³⁾ 5.00 mm × 4.40						

- For all available packages, see the orderable addendum at the end of the data sheet.
- For related products, see Device Comparison
- (3) Preview packages.



Distortion Performance in G = 1 V/V



Table of Contents

Tabi	e oi	Contents	
1 Features	1	8.4 Device Functional Modes	24
2 Applications	1	9 Application and Implementation	25
3 Description		9.1 Application Information	
4 Revision History	2	9.2 Low-Side Current Sensing	
5 Device Comparison Table	4	9.3 Front-End Gain and Filtering	
6 Pin Configuration and Functions	4	9.4 Low-Power SAR ADC Driver and Reference	
7 Specifications	7	Buffer	<mark>27</mark>
7.1 Absolute Maximum Ratings	7	9.5 Variable Reference Generator Using MDAC	<mark>27</mark>
7.2 ESD Ratings	7	9.6 Clamp-On Ultrasonic Flow Meter	28
7.3 Recommended Operating Conditions	7	10 Power Supply Recommendations	<mark>29</mark>
7.4 Thermal Information: OPA863	8	11 Layout	
7.5 Thermal Information: OPA2863	8	11.1 Layout Guidelines	
7.6 Thermal Information: OPA4863	8	11.2 Layout Example	30
7.7 Electrical Characteristics: V _S = 10 V	9	12 Device and Documentation Support	31
7.8 Electrical Characteristics: V _S = 3 V	11	12.1 Documentation Support	31
7.9 Typical Characteristics: V _S = 10 V	13	12.2 Receiving Notification of Documentation Upda	ites <mark>31</mark>
7.10 Typical Characteristics: V _S = 3 V	18	12.3 Support Resources	31
7.11 Typical Characteristics: V _S = 3 V to 10 V	20	12.4 Trademarks	31
8 Detailed Description	22	12.5 Electrostatic Discharge Caution	31
8.1 Overview		12.6 Glossary	31
8.2 Functional Block Diagram	22	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description	23	Information	31
4 Revision History	differ f	irom nago numbero in the gurrent version	
NOTE: Page numbers for previous revisions may o			_
Changes from Revision G (July 2022) to Revisi	on H((August 2022)	Page

Ch	anges from Revision F (April 2022) to Revision G (July 2022)
•	Added OPAx863A information to the <i>Features</i> section
•	Added the DBV package, 5-pin SOT23 to the data sheet
•	Changed the status of the D Package, from: preview to: production
•	Updated the Output Voltage vs Load Current and Output Voltage vs Load Current figures to show typical
	device performancedevice performance

C	hanges from Revision D (July 2021) to Revision E (November 2021)	Page
•	Updated the title of the data sheet	1
•	Updated the Description section	1
•	Changed the status of the DBV Package, from: preview to: production	4
•	Removed footnote from Electrical Characteristics: 10 V and Electrical Characteristics: 3 V tables	9
•	Removed the links to the Noninverting and Inverting Amplifier figures in the Typical Characteristics: V_S =	: 10
	V, Typical Characteristics: $V_S = 3$ V, and Typical Characteristics: $V_S = 3$ V to 10 V sections	13
•	Updated the title of the Frequency Response vs Load Capacitance, Frequency Response vs Ambient	
	Temperature, and Frequency Response vs Output Voltage figures in the Typical Characteristics: $V_S = 10$	V
	section	13

Added the Quiescent Current Distribution, Input Bias Current Distribution, Input Offset Voltage Distribution, Input Offset Voltage Drift Distribution, Input Offset Voltage Drift Distribution, Quiescent Current vs Ambient Temperature, Input Bias Current vs Ambient Temperature, Input Offset Voltage vs Ambient Temperature,



	Turn-On Time to DC InputTurn-Off Time to DC Input, Power-Down Quiescent Current Distribution, an	d
	Power-Down I_{O} vs Ambient Temperature figures to the Typical Characteristics: V_{S} = 10 V section	
•	Updated the titles to the Frequency Response vs Supply Voltage figures in the Typical Characteristics	s: $V_S = 3$
•	Removed the units from the Quiescent Current Distribution, Input Bias Current Distribution, and Input	
	Voltage Distribution figures in the Typical Characteristics: $V_S = 3 \text{ V to } 10 \text{ V section.}$	
•	Removed the DGK package from the Quiescent Current vs Ambient Temperature and Input Bias Current vs Ambient Vs Ambie	
	Ambient Temperature figures in the Typical Characteristics: $V_S = 3 \text{ V to } 10 \text{ V section.}$	
•	Updated the Common-Mode Rejection Ratio vs Frequency, Power Supply Rejection Ratio vs Frequency	V section 13 Characteristics: V _S = 3 20 ion, and Input Offset 20 input Bias Current vs 20 atio vs Frequency, and V to 10 V section 20 et Voltage Distribution, t Bias Current vs 22 in Typical 24 V to 12.6 V), Amplifier 24 V to 12.6 V), Amplifier 25 in Procedure, and 30 Page 8 Page 1 document 1
	Open-Loop Gain and Phase vs Frequency figures in the Typical Characteristics: $V_S = 3 \text{ V to } 10 \text{ V sec}$	
•	Removed the Quiescent Current Distribution, Input Bias Current Distribution, Input Offset Voltage Dis	Page Page Page Page Page Page Page Page Page User Typical Characteristics: $V_S = 3$ and a section
	Input Offset Voltage Drift Distribution, Quiescent Current vs Ambient Temperature, Input Bias Current	' VS
	Ambient Temperature, and Input Offset Voltage vs Ambient Temperature figures from the Typical	
	Characteristics: V _S = 3 V to 10 V section	
•	Updated the Overview section	
•	Updated the Input Stage section	
•	Updated the ESD Protection section	
•	Updated the Power-Down Mode section	
•	Removed the Split-Supply Operation (±1.35 V to ±6.3 V), Single-Supply Operation (2.7 V to 12.6 V),	Amplifier
	Gain Configurations, Transimpedance Amplifier, Design Requirements, Detailed Design Procedure, a	
	Application Curves sections	
•	Updated the Clamp-On Ultrasonic Flow Meter section	28
•	Updated the Layout Guidelines section	29
•	Updated the Thermal Considerations section	30
•	Updated the Layout Recommendation figure title in the Layout Example section	30
CI	hanges from Revision C (April 2021) to Revision D (July 2021)	Page
•	Added Thermal Information for OPA4863PW to the Specifications section	
CI	hanges from Revision B (April 2021) to Revision C (April 2021)	Page
•	Removed A from the device name OPAx863 in the Description section	1
•	Removed A from the device name OPAx863 in the Device Comparison Table section	
•	Added power-down mode information for DBV package to the datasheet	
CI	hanges from Revision A (June 2020) to Revision B (April 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Changed the status of the data sheet from: advanced information to: production data	



5 Device Comparison Table

DEVICE	±V _S (V)	I _Q / CHANNEL (mA)	GBWP (MHz)	SLEW RATE (V/µs)	VOLTAGE NOISE (nV/√ Hz)	AMPLIFIER DESCRIPTION
OPAx863	±6.3	0.70	50	105	5.9	Unity-gain stable RRIO Bipolar Amplifier
LMH6643	±6.4	2.7	65	130	17	Unity-gain stable NRI/RRO Bipolar Amplifier
OPAx810	±13.5	3.6	70	200	6.3	Unity-gain stable RRIO FET-Input Amplifier
OPAx837	±2.7	0.6	50	105	4.7	Unity-gain stable NRI/RRO Bipolar Amplifier
OPAx607	±2.75	0.9	50	24	3.8	Decompensated Gain of 6 V/V stable CMOS Amplifier

6 Pin Configuration and Functions




Figure 6-1. DBV Package, 6-Pin SOT-23 (Top View)




Figure 6-2. DBV Package (Preview), 5-Pin SOT-23 (Top View)

Table 6-1. Pin Functions

			145.0 0 111 111 4110410110		
PIN					
NAME	OPA863		TYPE ⁽¹⁾	DESCRIPTION	
NAIVIE	SOT-23 (6)	SOT-23 (5)			
PD	5	_	I	Power down. Low = disabled, high = normal operation (pin must be driven).	
VIN+	3	3	I	Noninverting input pin	
VIN-	4	4	I	Inverting input pin	
VOUT	1	1	0	Output pin	
VS-	2	2	Р	Negative power-supply pin	
VS+	6	5	Р	Positive power-supply pin	

(1) I = input, O = output, and P = power.






Figure 6-3. D Package, 8-Pin SOIC and DGK Package, 8-Pin VSSOP, (Top View)




Figure 6-4. RUN Package, 10-Pin WQFN (Top View)

Table 6-2. Pin Functions

	PIN				
	OPA2863		TYPE ⁽¹⁾	DESCRIPTION	
NAME	SOIC, VSSOP WQFN				
PD1	_	4	I	Amplifier 1 power down. Low = disabled, high = normal operation (pin must be driven).	
PD2	_	6	I	Amplifier 2 power down. Low = disabled, high = normal operation (pin must be driven).	
VIN1-	2	2	I	Amplifier 1 inverting input pin	
VIN1+	3	3	I	Amplifier 1 noninverting input pin	
VIN2-	6	8	I	Amplifier 2 inverting input pin	
VIN2+	5	7	I	Amplifier 2 noninverting input pin	
VOUT1	1	1	0	Amplifier 1 output pin	
VOUT2	7	9	0	Amplifier 2 output pin	
VS-	4	5	Р	Negative power-supply pin	
VS+	8	10	Р	Positive power-supply pin	

⁽¹⁾ I = input, O = output, and P = power.






Figure 6-5. PW Package (Preview), 14-Pin TSSOP (Top View)

Table 6-3. Pin Functions

PIN					
NAME	OPA4863	TYPE ⁽¹⁾	DESCRIPTION		
NAIVIE	TSSOP				
VIN1-	2	I	Amplifier 1 inverting input pin		
VIN1+	3	I	Amplifier 1 noninverting input pin		
VIN2-	6	I	Amplifier 2 inverting input pin		
VIN2+	5	I	Amplifier 2 noninverting input pin		
VIN3-	9	I	Amplifier 3 inverting input pin		
VIN3+	10	I	Amplifier 3 noninverting input pin		
VIN4-	13	I	Amplifier 4 inverting input pin		
VIN4+	12	I	Amplifier 4 noninverting input pin		
VOUT1	1	0	Amplifier 1 output pin		
VOUT2	7	0	Amplifier 2 output pin		
VOUT3	8	0	Amplifier 3 output pin		
VOUT4	14	0	Amplifier 4 output pin		
VS-	11	Р	Negative power-supply pin		
VS+	4	Р	Positive power-supply pin		

⁽¹⁾ I = input, O = output, and P = power.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V to V	Supply voltage		13	V
V _S - to V _{S+}	Supply turn-on/off maximum dV/dt, DBV and D packages		0.1	V/µs
VI	Input voltage	V _{S-} - 0.5	V _{S+} + 0.5	V
V _{ID}	Differential input voltage		±1	V
I _I	Continuous input current ⁽²⁾		±10	mA
Io	Continuous output current ⁽³⁾		±30	mA
	Continuous power dissipation	See Thermal I	nformation	
TJ	Maximum junction temperature		150	°C
T _A	Operating free-air temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22 ⁽²⁾	±1000	\ \ \

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{S+} - V _{S-}	Total supply voltage	2.7	10	12.6	V
T _A	Ambient temperature	-40	25	125	°C

⁽²⁾ Continuous input current limit for both the ESD diodes to supply pins and amplifier differential input clamp diode. The differential input clamp diode limits the voltage across it to 1 V with this continuous input current flowing through it.

⁽³⁾ Long-term continuous current for electromigration limits.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information: OPA863

		OPA863	
	THERMAL METRIC(1)	DBV (SOT23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	161.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	73.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	42.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	21.2	°C/W
Y_{JB}	Junction-to-board characterization parameter	42.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Thermal Information: OPA2863

			OPA2863					
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	D (SOIC)	RUN (WQFN)	UNIT			
		8 PINS	8 PINS	10 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	180.3	120.0	110.2	°C/W			
R _{0JC(top)}	Junction-to-case (top) thermal resistance	67.5	63.3	66.8	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	101.9	63.2	43.6	°C/W			
Ψ_{JT}	Junction-to-top characterization parameter	9.8	17.2	2.9	°C/W			
Y_{JB}	Junction-to-board characterization parameter	100.1	62.5	43.5	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

7.6 Thermal Information: OPA4863

		OPA4863	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	UNIT
		14 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	99.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	27.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	4.4	°C/W
Y_{JB}	Junction-to-board characterization parameter	55.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.7 Electrical Characteristics: $V_S = 10 \text{ V}$

at V_{S+} = 5 V, V_{S-} = -5 V, G = 1 V/V, R_F = 0 Ω for G = 1 V/V, otherwise R_F = 1 k Ω for other gains, C_L = 1 pF, R_L = 2 k Ω referenced to mid-supply, input and output common-mode is at mid-supply, and T_A \cong 25°C (unless otherwise noted)

	PARAMETER	common-mode is at mid-supply, and T, TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERI	FORMANCE					
SSBW	Small-signal bandwidth	V _{OUT} = 20 mV _{PP} , G = 1, < 1 dB peaking		110		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	V _{OUT} = 2 V _{PP}		17		MHz
	Bandwidth for 0.1-dB flatness	V _{OUT} = 20 mV _{PP}		15		MHz
SR	Slew rate	V _{OUT} = 2–V step, G = –1		105		V/µs
	Rise, fall time	V _{OUT} = 200–mV step		9		ns
	Settling time to 0.1%	001		57		
	Settling time to 0.01%	V _{OUT} = 2–V step		70		ns
	Overshoot/undershoot	V _{OUT} = 2–V step		1		%
		G = -1, 0.5 V overdrive beyond supplies		70		
	Overdrive recovery time	G = 1, 0.5 V overdrive beyond supplies		100		ns
HD2	Second-order harmonic distortion	, o.o v overanie zejena sappiise		-129		
HD3	Third-order harmonic distortion	$f = 20 \text{ kHz}, V_{OUT} = 2 V_{PP}$		-138		dBc
HD2	Second-order harmonic distortion			-107		
HD3	Third-order harmonic distortion	f = 100 kHz, V _{OUT} = 2 V _{PP}				dBc
e _N	Input voltage noise	Flatband, 1/f corner at 25 Hz		5.9		nV/√Hz
i _N	Input current noise	Flatband, 1/f corner at 2 kHz		0.4		pA/√Hz
'IN	Closed-loop output impedance	f = 1 MHz		0.2		Ω
	Channel-to-channel crosstalk	f = 1 MHz, V _{OUT} = 2 V _{PP}		-124		dBc
DC DEDI	FORMANCE	Ι – Ι ΙΝΙΙ ΙΖ, V ΟΟΙ Ι – Ζ V ΡΡ		-124		GDC
A _{OL}	Open-loop voltage gain	V _{OUT} = ±2.5 V	110	128		dB
V _{OS}	Input-referred offset voltage	V ₀₀₁ = 12.3 V	-1.3	±0.4	1.3	mV
VOS	Input-referred offset voltage	T _A = -40°C to +125°C, D, RUN and DGK packages	-3.5	±1	3.5	IIIV
	Input offset voltage drift	T _A = 0°C to +85°C, DBV package	-4.4	±1	4.4	μV/°C
		T _A = –40°C to +125°C, DBV package	-4.9	±1	4.9	
		T _A ≅ 25°C		0.3	0.73	
	Input bias current	T _A = -40°C to +85°C			1.2	μA
		T _A = -40°C to +125°C			1.6	
	Input bias current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±3	7.6	nA/°C
	Input offset current		-30	±10	30	nA
INPUT						
	Input common-mode voltage range		V _S 0.2		V _{S+} +0.2	V
CMRR	Common-mode rejection ratio	V _{CM} =V _{S-} - 0.2 V to V _{S+} - 1.6 V	100	120		dB
	Input impedance common-mode	GIII C		650 0.8		MΩ pF
	Input impedance differential mode			200 0.5		kΩ pF
OUTPUT	<u> </u>			11		11 - 7
		T _A ≅ 25°C		V _S _+0.14	V _S _+0.2	
V_{OL}	Output voltage, low	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V _S _+0.15	V _S _+0.22	V
		T _A ≅ 25°C	V _{S+} -0.2	V _{S+} -0.14	. 3 0.22	
V_{OH}	Output voltage, high	tput voltage, high $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V _{S+} -0.15		V



7.7 Electrical Characteristics: V_S = 10 V (continued)

at V_{S+} = 5 V, V_{S-} = -5 V, G = 1 V/V, R_F = 0 Ω for G = 1 V/V, otherwise R_F = 1 k Ω for other gains, C_L = 1 pF, R_L = 2 k Ω referenced to mid-supply, input and output common-mode is at mid-supply, and T_A \cong 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Linear output drive (sourcing/ sinking)	$V_{OUT} = \pm 2.5 \text{ V}, \Delta V_{OS} < 1 \text{ mV}^{(2)}$	25	30		mA
	Short-circuit current			45		mA
POWER	SUPPLY		'			
	Out and a company of the company of	T _A ≅ 25°C		700	970	
IQ	Quiescent current per amplifier	T _A = -40°C to +125°C			1280	μA
PSRR	Power-supply rejection ratio	$\Delta V_{S} = \pm 2 V^{(1)}$	100	120		dB
POWER	DOWN (Pin Must be Driven)					
	Enable voltage threshold	Specified <i>on</i> above V _{S+} –0.5 V			4.5	V
	Disable voltage threshold	Specified off below V _{S+} -1.5 V	3.5			V
	Power-down quiescent current per channel	PD ≤ V _{S+} -1.5 V		2	3.3	μΑ
	Power-down pin bias current			2	50	nA
	Turn-on time delay			6		μs
	Turn-off time delay			4.5		μs
AUXILIA	ARY INPUT STAGE					
	Gain-bandwidth product			50		MHz
	Input voltage noise	Flatband, 1/f corner at 25 Hz		6		nV/√Hz
	Input current noise	Flatband, 1/f corner at 100 Hz		0.4		pA/√Hz
	Input-referred offset voltage		-1.3	±0.15	1.3	mV
	In a state of a summand	T _A ≅ 25°C		0.2	0.6	
	Input bias current	T _A = -40°C to +125°C		0.2	1.3	μA
	Common-mode rejection ratio	V _{CM} = 4.1 V to 5.2 V	100	120		dB
	Power supply rejection ratio	$\Delta V_S = \pm 0.6 \text{ V}$	100	120		dB

⁽¹⁾ Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

⁽²⁾ Change in input offset voltage from no-load condition.



7.8 Electrical Characteristics: $V_S = 3 V$

at $V_{S+}=3$ V, $V_{S-}=0$ V, G=1, $R_F=0$ Ω for G=1 V/V, otherwise $R_F=1$ k Ω for other gains, $C_L=1$ pF, $R_L=2$ k Ω connected to 1 V, input and output $V_{CM}=1$ V, and $T_A\cong 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PERI	FORMANCE					
SSBW	Small-signal bandwidth	V _{OUT} = 20 mV _{PP} , G = 1		97		MHz
GBWP	Gain-bandwidth product			50		MHz
LSBW	Large-signal bandwidth	V _{OUT} = 1 V _{PP}		26		MHz
	Bandwidth for 0.1-dB flatness	V _{OUT} = 20 mV _{PP}		10		MHz
SR	Slew rate	V _{OUT} = 1–V step, Gain = –1		105		V/µs
	Rise, fall time	V _{OUT} = 200-mV step		10		ns
	Settling time to 0.1%	V = 1 Votes		58		200
	Settling time to 0.01%	V _{OUT} = 1–V step		90		ns
	Overshoot	V = 1 Votes		2		%
	Undershoot	V _{OUT} = 1–V step		16		70
	Overdrive receivers time	G = -1, 0.5V overdrive beyond supplies		95		200
	Overdrive recovery time	G = 1, 0.5V overdrive beyond supplies		100		ns
HD2	Second-order harmonic distortion	f = 20 kH = 1/		-123		dD.c
HD3	Third-order harmonic distortion	f = 20 kHz, V _{OUT} = 1 V _{PP}		-132		dBc
HD2	Second-order harmonic distortion	f = 100 kH = 1/4 = 11/4		-109		dD.c
HD3	Third-order harmonic distortion	f = 100 kHz, V _{OUT} = 1 V _{PP}		-129		dBc
e _N	Input voltage noise	Flatband, 1/f corner at 25 Hz		6		nV/√ Hz
i _N	Input current noise	Flatband, 1/f corner at 2 kHz		0.4		pA/√ Hz
	Closed-loop output impedance	f = 1 MHz		0.2		Ω
	Channel-to-channel crosstalk	f = 1 MHz, V _{OUT} = 1 V _{PP}		-127		dBc
DC PERI	FORMANCE					
A _{OL}	Open-loop voltage gain	V _{OUT} = 1 V to 2 V	104	123		dB
Vos	Input-referred offset voltage		-1.3	±0.4	1.3	mV
		$T_A = -40$ °C to +125°C, D, RUN and DGK packages	-3.5	±1	3.5	
	Input offset voltage drift	T _A = 0°C to +85°C, DBV package	-4.4	±1	4.4	uV/°C
		T _A = –40°C to +125°C, DBV package	-5	±1	5	
		T _A ≅ 25°C		0.3	0.73	
	Input bias current	T _A = -40°C to +85°C			1.2	μΑ
		T _A = -40°C to +125°C			1.56	
	Input bias current drift	T _A = -40°C to +125°C		±3	7.4	nA/°C
	Input offset current		-30	±10	30	nA
INPUT						
	Input common-mode voltage range		V _S 0.2		V _{S+} +0.2	V
CMRR	Common-mode rejection ratio	$V_{CM} = V_{S-} - 0.2 \text{ V to } V_{S+} - 1.6 \text{ V}$	94	115		dB
	Input impedance common-mode			360 0.9		MΩ pF
	Input impedance differential mode			200 0.5		kΩ pF
OUTPUT	•					
\/	Output voltage Ic.	T _A ≅ 25°C		V _S _+ 0.13	V _S _+ 0.15	
V _{OL}	Output voltage, low	T _A = -40°C to +125°C		V _S _+ 0.13	V _S _+ 0.16	V
\/	Output voltors - hish	T _A ≅ 25°C				
V_{OH}	Output voltage, high	T _A = -40°C to +125°C	V _{S+} -0.15	V _{S+} -0.13		V



7.8 Electrical Characteristics: V_S = 3 V (continued)

at V_{S+} = 3 V, V_{S-} = 0 V, G = 1, R_F = 0 Ω for G =1 V/V, otherwise R_F = 1 k Ω for other gains, C_L = 1 pF, R_L = 2 k Ω connected to 1 V, input and output V_{CM} = 1 V, and T_A \cong 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Linear output drive (sourcing/ sinking)	$V_{OUT} = \pm 0.7 \text{ V}, \Delta V_{OS} < 1 \text{ mV}^{(2)}$	23	33		mA
	Short-circuit current			45		mA
POWER	SUPPLY		-			
	Out and a company of the company of	T _A ≅ 25°C		690	910	
IQ	Quiescent current per amplifier	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1180	μA
PSRR	Power-supply rejection ratio	$\Delta V_{S} = \pm 1 \ V^{(1)}$	100	120		dB
POWER	DOWN (Pin Must be Driven)					
	Enable voltage threshold	Specified <i>on</i> above V _{S+} – 0.5 V			2.5	V
	Disable voltage threshold	Specified off below V _{S+} – 1.5 V	1.5			V
	Power-down quiescent current per channel	<u>PD</u> ≤ V _{S+} – 1.5 V		0.8	1.5	μA
	Power-down pin bias current			1	50	nA
	Turn-on time delay			6.5		μs
	Turn-off time delay			5		μs
AUXILIA	ARY INPUT STAGE		-			
	Gain-bandwidth product			50		MHz
	Input voltage noise	Flatband, 1/f corner at 25 Hz		6		nV/√Hz
	Input current noise	Flatband, 1/f corner at 100 Hz		0.4		pA/√Hz
	Input-referred offset voltage		-1.3	±0.15	1.3	mV
	Input bigg gurrant	T _A ≅ 25°C		0.2	0.6	
	Input bias current	T _A = -40°C to +125°C		0.4	1.2	μA
	Common-mode rejection ratio	V _{CM} = 2.1 V to 3.2 V	100	120		dB
	Power supply rejection ratio	$\Delta V_S = \pm 0.6 \text{ V}$	100	115		dB

⁽¹⁾ Change in supply voltage from the default test condition with only one of the positive or negative supplies changing corresponding to +PSRR and -PSRR.


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated


⁽²⁾ Change in input offset voltage from no-load condition.




7.9 Typical Characteristics: $V_S = 10 \text{ V}$











at V_{S+} = 5 V, V_{S-} = -5 V, RF = 0 Ω for Gain = 1 V/V, otherwise RF = 1 k Ω for other gains, CL = 1 pF, RL = 2 k Ω referenced to mid-supply, G = 1 V/V, input and output referenced to mid-supply, and TA \cong 25°C (unless otherwise noted)





Figure 7-23. Input Offset Voltage Drift Distribution

Figure 7-24. Quiescent Current vs Ambient Temperature








7.10 Typical Characteristics: V_S = 3 V

at V_{S+} = 3 V, V_{S-} = 0 V, R_F = 0 Ω for Gain = 1 V/V, otherwise R_F = 1 k Ω for other gains, C_L = 1 pF, R_L = 2 k Ω connected to 1 V, G = 1 V/V, input and output V_{CM} = 1 V, and T_A \cong 25°C (unless otherwise noted)





7.10 Typical Characteristics: $V_S = 3 V$ (continued)

at V_{S+} = 3 V, V_{S-} = 0 V, R_F = 0 Ω for Gain = 1 V/V, otherwise R_F = 1 k Ω for other gains, C_L = 1 pF, R_L = 2 k Ω connected to 1 V, G = 1 V/V, input and output V_{CM} = 1 V, and T_A \cong 25°C (unless otherwise noted)





Figure 7-37. Output Voltage vs Load Current



Output saturated and then short-circuited to other supply

Figure 7-38. Output Short-Circuit Current vs Ambient Temperature




Figure 7-39. Turn-On Time to DC Input




Figure 7-40. Turn-Off Time to DC Input




Figure 7-41. Power-Down Quiscent Current Distribution





Figure 7-42. Power-Down IQ vs. Ambient Temperature




7.11 Typical Characteristics: $V_S = 3 V$ to 10 V





7.11 Typical Characteristics: $V_S = 3 \text{ V to } 10 \text{ V (continued)}$





8 Detailed Description


8.1 Overview

The OPAx863 devices are low-power, 50 MHz, rail-to-rail input and output (RRIO) bipolar voltage-feedback operational amplifiers with a voltage noise density of 5.9 nV/ $\sqrt{\text{Hz}}$ and 1/f noise corner at 25 Hz. The OPAx863 devices work in a wide-supply voltage range from 2.7 V to 12.6 V and consumes only 700 μ A quiescent current. The OPAx863 devices operate with 2.7 V supply, are RRIO capable, consume low-power, and offer a power-down mode, which makes them ideal amplifiers for 3.3-V or lower voltage applications that need superior AC performance. The amplifier's main and auxiliary input stages are matched for gain bandwidth product (GBW), noise and offset voltage suitable for applications which require wide dynamic input range and good SNR.

The device includes an overload power limit feature which limits the increase in quiescent current with overdriven and saturated outputs to either of the supply rails. For more details of this overload power limit feature, see Section 8.3.2.1. The amplifier's output is protected against short-circuit fault conditions.

The OPAx863 devices feature a power-down mode (PD) with a PD quiescent current of 1.5 μ A (maximum) with a 3 V supply, with turn-on and turn-off time within less than 6.5 μ s.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Input Stage

The OPAx863 devices include a rail-to-rail input stage. The main stage differential pair using PNP bipolar transistors operates for common-mode input voltages from V_{S-} 0.2 V till V_{S+} – 1.6 V. The amplifier inputs transition into the auxiliary stage using NPN transistors for common-mode input voltages from V_{S+} – 1.6 V till V_{S+} + 0.2 V. The PNP and NPN input stages offer a gain-bandwidth product of 50 MHz and a voltage noise density of 5.9 nV/ \sqrt{Hz} . The offset voltage for the two input stages is matched to lie within the device specifications. The auxiliary NPN input stage does not use the slew boost circuit during large-signal transient response. The input bias current for the PNP and NPN input stages is opposite in polarity, which adds an additional offset based on the values of the gain-setting and feedback resistors. A common-mode input voltage transition between these input stages will cause a crossover distortion which needs to be considered in high-frequency applications requiring superior linearity. Limit the common-mode input voltage to V_{S+} – 1.6 V (maximum) for main-stage operation across process and ambient temperature.

Since the OPAx863 devices are bipolar amplifiers, the two inputs are protected with anti-parallel back-to-back diodes between them, which limits the maximum input differential voltage to 1 V. The amplifier is slew limited, and the two inputs are pulled apart up to 1 V when the anti-parallel diodes begin to conduct in very fast input or output transient conditions. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in such conditions.

8.3.2 Output Stage

The OPAx863 devices feature a rail-to-rail output stage with possible signal swing from V_{S_-} + 0.2 V to V_{S_+} – 0.2 V. Violating the output headroom to either of the supplies will cause output signal clipping and introduce distortion.

The OPAx863 devices integrate an output short-circuit protection circuit, which makes the device rugged for use in real-world applications.

8.3.2.1 Overload Power Limit

The OPAx863 devices include overload power limiting which limits the increase in device quiescent current with output saturated to either of the supplies. Typically, when an amplifier's output saturates, its two inputs are pulled apart which may enable the slew boost circuit. The input differential voltage is an error voltage in negative feedback, which the amplifier core nullifies by engaging the slew boost circuit and driving the output stage deeper into saturation. Once the input to an amplifier attains a value large enough to saturate its output, any further increase in this input excitation results in a finite input differential voltage. As the output stage transistor is pushed deeper into saturation, its h_{FE} (base-to-collector current gain) drops with increase in its base and collector current, increasing the device quiescent current. This may cause a catastrophic failure in multi-channel, high-gain, high-density front-end designs and reduce operating lifetime in portable battery powered systems.

The OPAx863 devices overload power limiting includes an intelligent output saturation detection circuit which limits the device's quiescent current to 2.2-mA per channel under DC overload conditions. This increase in quiescent current is smaller with AC input or output and output saturation duration for only a fraction of the overall signal time period. Table 8-1 compares the increase in quiescent current with 50 mV input overdrive for OPAx863 devices and other voltage feedback amplifiers without overload power limit.

Table 8-1. Quiescent Current with Saturated Outputs

Device	Input Differential Voltage	Quiescent Current during overload	Increase in I _Q from steady-state condition
OPAx863 with overload power limit	50 mV	1.1 mA	1.57x
Competitor amplifier without overload power limit	50 mV	1.96 mA	3.43x

Copyright © 2022 Texas Instruments Incorporated

8.3.3 ESD Protection

As Figure 8-1 shows, all device pins are protected with internal ESD protection diodes to the power supplies. These diodes provide moderate protection to input overdrive voltages above the supplies. The protection diodes can typically support 10-mA continuous input and output currents. Use series current limiting resistors if input voltages exceeding the supply voltages occur at the amplifier inputs, which ensures the current through the ESD diodes remains within their rated value. Since OPAx863 is a bipolar amplifier, the two inputs are protected with anti-parallel back-to-back diodes between them which limits the maximum input differential voltage to approximately 1 V. Care must be taken to use gain-setting and feedback resistors large enough to limit the current through these diodes in fast slewing conditions.




Figure 8-1. Internal ESD Protection

8.4 Device Functional Modes

8.4.1 Power-Down Mode

The OPAx863 includes a power-down mode for low-power standby operation with a quiescent current of only $1.5~\mu A$ (maximum) with a 3-V supply and high output impedance. Many low-power systems are active for only a small time interval when the parameters of interest are measured and remain in low-power standby mode for a majority of the time and an overall small average power consumption. The OPAx863 enables such a low-power operation with quick turn-on within less than $6.5~\mu s$. Refer to the *Electrical Characteristics* tables for power-down pin control thresholds.

The \overline{PD} pin always needs to be driven to avoid false triggering and oscillations. If it is not necessary to use the power-down mode, then the \overline{PD} pin should be connected to V_{S+} . For applications which need the power-down mode, an external pull-up resistor from the \overline{PD} pin to V_{S+} (driven with an open-collector power-down control logic) may be used.




Figure 8-2. Power Down Control

Figure 8-2 shows the choice of value of the pull-up resistor RPU, which impacts the current consumption in power-down mode. Using a large RPU reduces the power consumption, but increases the noise at the PD pin which could cause the amplifier to power-down. A 1 nF capacitor may be used in parallel with RPU to avoid coupling of external noise and false triggering. For the case of \overline{PD} pin driven to V_{S-} , the current I_{PU} through R_{PU} is given as,

$$I_{PU} = \frac{V_{S+} - V_{S-}}{R_{PU}} \tag{1}$$



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.2 Low-Side Current Sensing

Power converters use current-mode feedback control for superior transient response and multi-phase load sharing. Inverter stages control the phase currents for torque control in motor drives. Due to its simplicity and low-cost, many of these topologies use difference amplifier based low-side current sensing. Figure 9-1 shows the use of OPAx863 in a difference amplifier circuit for low-side current sensing.




Figure 9-1. Low-Side Current Sensing in Power Converters

9.2.1 Design Requirements

Table 9-1. Design Requirements

PARAMETER	DESIGN REQUIREMENT
Shunt resistor	10 mΩ
Input current	15 A _{PP}
Output voltage	3 V _{PP}
Switching frequency	50 kHz
Data acquisition	1 MSPS with 0.1% accuracy
Input voltage due to ground bounce	10 Vpk

In a difference amplifier circuit, the output voltage is given by,

$$V_O = \frac{R_F}{R_G} I_{SH} R_{SH} + V_{REF} \tag{2}$$

For lowest system noise, small values of R_F and R_G are preferred. The smallest value of R_G is limited by the input transient voltage (10 V here) seen by the circuit, and is given by,



$$R_G = \frac{V_{IN(max.)} - V_D - V_S}{I_{D(max.)}}$$
(3)

Where,

- V_{IN(maximum)} is the maximum input transient voltage seen by the circuit
- V_D is the forward voltage drop of ESD diodes at the amplifier input
- I_{D(maximum)} is the maximum current rating of the ESD diodes at the amplifier input

For a difference amplifier gain of 20 V/V, R_F and R_G of 12 k Ω and 600 Ω are used, respectively. With a clock frequency of 40 MHz and ADS7056 sampling at 1 MSPS, the available acquisition time for amplifier output settling is 550 ns. Figure 9-2 shows the simulation results for the circuit in Figure 9-1. The worst-case peak-to-peak input transient condition is simulated. The output of the OPAx863 device settles to within 0.1% accuracy within 543 ns. If using a slower clock frequency with the ADC is desired, then the acquisition time reduces with the same sampling rate, which degrades measurement accuracy. Alternatively, the sampling rate may be reduced to recover the required acquisition time and 0.1% accuracy.




Figure 9-2. 0.1% Settling Performance

9.3 Front-End Gain and Filtering




Figure 9-3. High-Gain Narrow Bandpass Filter and Peak Detector Circuit

Ultrasonic signaling is used for proximity and obstacle detection, level sensing, sonars, and so forth. Such signal chains detect the amplitude of received ultrasonic signal at a particular center frequency. Figure 9-3 shows a high-gain narrow bandpass filter and peak detector circuit using any of the OPAx863 devices. The signal at the frequency of interest is filtered out, gained, and peak detected to report the amplitude at the output of this circuit. The phase information is lost in this circuit. The OPAx863 devices are used with its 50-MHz GBW to add a single-stage gain and filtering, and the peak detection capability is easily made with the RRIO capability of these amplifiers.

9.4 Low-Power SAR ADC Driver and Reference Buffer

Figure 9-4 shows the use of the OPAx863 devices as a SAR ADC input driver and reference buffer driving the ADS7945. Sensors, which are used for interface with the physical environment, exhibit high output impedance and cannot drive SAR ADC inputs directly. A wide-GBW amplifier like the OPAx863 devices are needed to charge the switching capacitors at the SAR ADC input and to settle fast to the required accuracy within the given acquisition time. The ADC core draws transient current from the reference input during the conversion (digitization) phase, which needs to be driven with a wide-GBW amplifier to offer fast settling and maintain a stable reference voltage for superior digitization performance. The OPAx863 devices reference buffer is used in a composite loop with the OPA378 precision amplifier due to limitations in precision performance of wide-GBW amplifiers. The precision amplifier maintains low-offset output, whereas the OPAx863 devices provide the output drive and fast-settling performance.




Figure 9-4. OPAx863 as Low-Power SAR ADC Driver

9.5 Variable Reference Generator Using MDAC

High-speed amplifiers may be used as a voltage buffer at MDAC output to generate a fast settling variable reference voltage. Figure 9-5 shows a representative circuit using DAC8801 and OPAx863.




Figure 9-5. Variable Reference Generator Using MDAC and OPAx863

9.6 Clamp-On Ultrasonic Flow Meter

Figure 9-6 shows how ultrasonic flow meters measure the rate of flow of a liquid using transit-time difference $(t_{12}-t_{21})$, which depends on the flow rate. Figure 9-6 shows a representative schematic for a non-intrusive ultrasonic flow meter using the OPAx863 devices and 12-V transducer excitation. The OPAx863 devices are used for the forward path as a unity-gain buffer for 12-V pulsed transducer excitation at Node 1. At the same time, the receiver circuit at Node 2 (which also uses the OPAx863 devices) first provides an AC-gain followed by a DC-level shift to lead to the PGA, ADC, and processor within the MSP430 microcontroller.

Node 2 and Node 1 use similar transmit and receive circuits (discussed previously) for the reverse path. The OPAx863 devices wide GBW of 50 MHz introduces minimal phase-delay and low-noise for superior flow rate measurement. The amplifier stays in power-down mode for a majority of the time in battery powered systems, resulting in very small average system-level power consumption and prolonged battery lifetime with its 1.5 µA (maximum) power-down mode quiescent current with a 3-V supply. Since the transmit and receive signal chains are connected to the same point at the respective node transducers, the OPAx863's 12.6-V supply voltage capability enables 12-V transducer excitation without any damage to the front-end or need for external switches which makes a compact solution. This makes the OPAx863 devices suitable for flow measurements in large diameter pipes and non-intrusive flow meters. The TIDM-02003 reference design discusses an ultrasonic gas flow sensing subsystem which uses high-speed amplifiers for front-end amplification.




Figure 9-6. Non-Intrusive Ultrasonic Flow Meter



10 Power Supply Recommendations

The OPAx863 devices are intended to operate on supplies ranging from 2.7 V to 12.6 V. The OPAx863 devices may operate on single-sided supplies, split and balanced bipolar supplies, or unbalanced bipolar supplies. Operating from a single supply can have numerous advantages. The DC errors, due to the –PSRR term, can be minimized with the negative supply at ground. Typically, AC performance improves slightly at 10-V operation with minimal increase in supply current. Minimize the distance (< 0.1 in) from the power supply pins to high-frequency, 0.01-µF decoupling capacitors. A larger capacitor (2.2 µF typical) is used along with a high-frequency, 0.01-µF supply-decoupling capacitor at the device supply pins. Only the positive supply has these capacitors for single-supply operation. Use these capacitors from each supply to ground when a split-supply is used. If necessary, place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board (PCB). An optional supply decoupling capacitor across the two power supplies (for split-supply operation) reduces second harmonic distortion.

11 Layout

11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier (like the OPAx863 devices) require careful attention to board layout parasitics and external component types. The *OPA2863 DGK Evaluation Module* user's guide can be used as a reference when designing the circuit board. Recommendations that optimize performance includes the following:

- 1. **Minimize parasitic capacitance** to any AC ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability on the noninverting input and can react with the source impedance to cause unintentional band-limiting. Open a window around the signal I/O pins in all of the ground and power planes around those pins to reduce unwanted capacitance. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- 2. **Minimize the distance** (< 0.1 in) from the power-supply pins to high-frequency 0.01-μF decoupling capacitors. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections must always be decoupled with these capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors, effective at lower frequency, must also be used on the supply pins. These can be placed somewhat farther from the device and shared among several devices in the same area of the PC board.
- 3. Careful selection and placement of external components preserve the high frequency performance of the OPAx863 devices. Resistors must be a low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Other network components, such as noninverting input termination resistors, must also be placed close to the package. Keep resistor values as low as possible and consistent with load driving considerations. Lowering the resistor values keep the resistor noise terms low and minimize the effect of its parasitic capacitance; lower resistor values, however, increase the dynamic power consumption because R_F and R_G become part of the amplifiers output load network.



11.1.1 Thermal Considerations

The OPAx863 does not require heat sinking or airflow in most applications. The maximum allowed junction temperature sets the maximum allowed internal power dissipation. Do not allow the maximum junction temperature to exceed 150°C.

Operating junction temperature (T_J) is given by,

$$T_{J} = T_{A} + P_{D} \times R_{\Theta J A} \tag{4}$$

where.

- T_A is the ambient temperature
- P_D is the total power dissipation internal to the amplifier
- R_{OJA} is the junction-to-ambient thermal resistance

The total power dissipation $P_D = P_{DQ} + P_{DL}$

where, $P_{DQ} = (V_{S+} - V_{S-}) \times I_{Q}$, is the power dissipation due to amplifier's quiescent current

and $P_{DL}(max) = V_S^2 / (4 \times R_L)$, is the internal power dissipation due to output load current

As a worst-case example, compute the maximum T_J using an OPA2863-DGK (VSSOP package) configured as a unity gain buffer, operating on ± 6 -V supplies at an ambient temperature of 25°C and driving a grounded 500- Ω load.

$$P_D = 12 \text{ V} \times 2 \text{ mA} + 6^2 / (4 \times 500 \Omega) = 42 \text{ mW}$$
 (5)

Maximum T_J = 25°C + (0.042 W × 180.3°C/W) = 33°C, which is well below the maximum allowed junction temperature of 150°C.

11.2 Layout Example




Figure 11-1. Layout Recommendation for Dual-Channel DGK Package



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, OPA2863ADGK Evaluation Module user's guide
- Texas Instruments, Single-Supply Op Amp Design Techniques application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 11-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2863DR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O2863D	Samples
OPA2863IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	2FJ4	Samples
OPA2863RUNR	ACTIVE	QFN	RUN	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	O263	Samples
OPA863SIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	O863	Samples
POPA2863DR	ACTIVE	SOIC	D	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA2863RUNR	ACTIVE	QFN	RUN	10	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA4863IPWR	ACTIVE	TSSOP	PW	14	2000	TBD	Call TI	Call TI	-40 to 125		Samples
XOPA863IDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2863DR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2863IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2863RUNR	QFN	RUN	10	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
OPA863SIDBVR	SOT-23	DBV	6	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3



www.ti.com 11-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2863DR	SOIC	D	8	3000	356.0	356.0	35.0
OPA2863IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2863RUNR	QFN	RUN	10	3000	213.0	191.0	35.0
OPA863SIDBVR	SOT-23	DBV	6	3000	190.0	190.0	30.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



2 X 2, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



勝特力電材超市-龍山店 886-3-5773766 勝特力電材超市-光復店 886-3-5729570 胜特力电子(上海) 86-21-34970699 胜特力电子(深圳) 86-755-83298787 http://www.100y.com.tw